Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

A design method for converting pci bus to isa and apb bus

A technology of PCI bus and APB bus, which is applied in the field of bus interface conversion, can solve the problem that processors cannot access at the same time, achieve optimal design, good adaptability, and improve the effect of integration

Active Publication Date: 2018-01-16
FLIGHT AUTOMATIC CONTROL RES INST
View PDF4 Cites 1 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0005] The purpose of the present invention is to propose a design method for converting the PCI bus into an ISA and APB bus to solve the problem that the processor in the current embedded computer system cannot simultaneously access devices (such as asynchronous parallel memory) that conform to the ISA parallel bus protocol, and conform to the APB on-chip Problems with bus interface devices

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • A design method for converting pci bus to isa and apb bus
  • A design method for converting pci bus to isa and apb bus
  • A design method for converting pci bus to isa and apb bus

Examples

Experimental program
Comparison scheme
Effect test

Embodiment

[0034] The IP core design method for converting PCI bus protocol to ISA and APB bus protocol is as follows: figure 1 As shown, the specific operation steps are as follows:

[0035] 1. PCI bus interface 1: realize the connection of PCI bus interface signals, see the specific signals figure 2 , and transmit the signal to the PCI instruction analysis control module 2 .

[0036] 2. PCI instruction analysis control module 2: see the state machine for its working process image 3 , first in the idle state, receive the PCI bus interface signals from PCI bus interface 1, and analyze these signals, when the falling edge of the FRAME signal is judged, enter the PCI bus signal latch analysis state, otherwise return to the idle state, and continue to wait . In the PCI bus signal latch analysis state, by analyzing the PCI bus command, determine which module is to be accessed in the following three modules. The three modules include: PCI configuration register processing module 3, APB b...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention proposes a design method for converting a PCI bus into an ISA and an APB bus, and solves the problem that a processor in an embedded computer system cannot simultaneously access devices conforming to the ISA parallel bus protocol. The technical scheme that the present invention takes comprises: PCI bus interface 1 receives the PCI bus configuration instruction from PCI bus, sends described PCI bus configuration instruction to PCI instruction analysis control module 2; PCI instruction analysis control module 2 from PCI bus configuration instruction The register address and register storage address are resolved and sent to the PCI bus configuration register module 3; the PCI configuration register processing module 3 writes the register address into the PCI control register corresponding to the register storage address in the PCI bus configuration register module 3.

Description

technical field [0001] The present invention relates to the field of system-on-chip (System on Chip, "SoC") design, in particular to a bus interface conversion method. Background technique [0002] In a computer system, electronic chips and other components are interconnected by buses. Various components can be connected to a bus that enables communication between all devices connected to the bus. The various bus speeds in the computer are different, and the processor bus has a faster speed, which is used to connect faster peripherals such as processors and memories. The slower peripherals are attached to the processor bus bridge chip (also known as the North Bridge), which converts the high-speed processor bus into a lower-speed local bus. At present, the industry often uses the PCI bus as a local bus. [0003] However, these low-speed devices do not necessarily have PCI interfaces, and many device interfaces are ISA interfaces. This requires the design of an interface ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): G06F13/38G06F13/42
Inventor 陈浩左忠卫高尚
Owner FLIGHT AUTOMATIC CONTROL RES INST
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products