Double-DA synchronous sampling device

A technology of synchronous sampling and sampling unit, applied in the field of communication, can solve the problems of reduced reliability, inconsistency, and voltage signals are easily interfered by external noise, and achieves improved debugging and usability, strong portability, and increased reliability. Effect

Active Publication Date: 2015-08-26
NO 54 INST OF CHINA ELECTRONICS SCI & TECH GRP
View PDF3 Cites 3 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0002] With the improvement of communication system service rate and code rate, the current single DA digital up-conversion to achieve direct modulation will be limited by the sampling rate of the DA chip. In order to further increase the amount of transmitted data, a dual DA synchronous sampling device is used to generate quadrature modulation baseband signals. , and then the method of generating modulated intermediate frequency signals through IQ mixing will become more and more important. The most important thing when using dual DAs is to ensure that the two DAs can work synchronously at different sampling rates. The previous synchronization method uses a voltage comparator to determine Whether the DA works synchronously or not, because the voltage signal is susceptible to external noise interference, which reduces its reliability. At the same time, because the voltage threshold values ​​​​of different applications are often inconsistent, it makes it more difficult to set the voltage comparator to compare the reference voltage, resulting in dual DA synchronous sampling. The device should not be debugged

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Double-DA synchronous sampling device
  • Double-DA synchronous sampling device
  • Double-DA synchronous sampling device

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0019] refer to Figure 1 to Figure 5 , the present invention includes a clock generation unit 1 , a first DA sampling unit 2 - 1 , a second DA sampling unit 2 - 2 , an exclusive OR unit 3 , a phase locking unit 4 and a DA reset unit 5 . figure 1 It is a principle block diagram of the present invention, and the examples are according to figure 1 Connect the lines. The clock generation unit 1 generates a clock signal according to the frequency control word input from the outside, and divides the clock signal into two channels and sends them to the first DA sampling unit 2-1 and the second DA sampling unit 2-2 in one-to-one correspondence; the first DA sampling unit 2-1 The sampling unit 2-1 and the second DA sampling unit 2-2 each generate a 4-way frequency-divided clock signal, and send them to the exclusive OR unit 3; After the XOR signal is processed, an XOR signal is generated and sent to the phase-locking unit 4; the phase-locking unit 4 phase-locks the XOR signal and se...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention discloses a double-DA synchronous sampling device which comprises a clock generate unit, a first DA sampling unit, a second DA sampling unit, an XOR unit, a phase-lock unit and a DA reset unit. According to the invention, clock signals are generated according to externally input frequency control words and are respectively adopted as sampling clocks of two DAs, four frequency division clocks respectively output by the two DAs are subjected to XOR treatment, then, signals output through XOR are input into a phase-lock loop, a phase-lock index signal is generated through the phase-lock loop, finally, the phase-lock index signal is sent into the DA reset unit, the DA reset unit performs judgment after the wobble elimination of the input phase-lock index signal wobble elimination is completed, and the two DAs are respectively reset if the result indicates that the two DAs are not synchronous in operation. According to the invention, from the aspect of XOR output signal duty ratio, the interference of peripheral circuits to extraction of synchronous signals is reduced, and the accuracy and reliability of operation of the double-DA synchronous sampling device are improved.

Description

technical field [0001] The invention relates to a double DA synchronous sampling device in the field of communication, and is especially suitable for generating quadrature modulation baseband signals in communication systems. Background technique [0002] With the improvement of communication system service rate and code rate, the current single DA digital up-conversion to achieve direct modulation will be limited by the sampling rate of the DA chip. In order to further increase the amount of transmitted data, a dual DA synchronous sampling device is used to generate quadrature modulation baseband signals. , and then the method of generating modulated intermediate frequency signals through IQ mixing will become more and more important. The most important thing when using dual DAs is to ensure that the two DAs can work synchronously at different sampling rates. The previous synchronization method uses a voltage comparator to determine Whether the DA works synchronously or not...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
Patent Type & Authority Applications(China)
IPC IPC(8): H03L7/18H03L7/099
Inventor 李超郝志松雷光雄侯永彬何朝玉
Owner NO 54 INST OF CHINA ELECTRONICS SCI & TECH GRP
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products