Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Capacitance compensation circuit and analog-digital converter for NMOS input transistor of operational amplifier

An operational amplifier, capacitance compensation technology, applied in the direction of analog-to-digital converters, etc., can solve problems such as errors

Active Publication Date: 2015-09-23
NO 24 RES INST OF CETC
View PDF3 Cites 3 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

This will produce a non-linear error for the operational amplifier AMP or the analog-to-digital converter

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Capacitance compensation circuit and analog-digital converter for NMOS input transistor of operational amplifier
  • Capacitance compensation circuit and analog-digital converter for NMOS input transistor of operational amplifier
  • Capacitance compensation circuit and analog-digital converter for NMOS input transistor of operational amplifier

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0023] In order to make the technical means, creative features, goals and effects achieved by the present invention easy to understand, the present invention will be further described below in conjunction with specific illustrations.

[0024] Please refer to Figure 6 and Figure 7 As shown, the present invention provides a capacitance compensation circuit for an operational amplifier NMOS input transistor, the capacitance compensation circuit is a deep N-well NMOS transistor NM1, and the deep N-well NMOS transistor NM1 includes a deep N-well DNW, which is the same as the deep N-well NMOS transistor NM1. The first N well NW1 and the second N well NW2 connected by the N well DNW, the first N well NW1 and the second N well NW2 are provided with an N+ implantation region to lead out the N well potential, the deep N well, the second N well NW2 A P well P-WELL is surrounded by an N well and a second N well, and the P well P-WELL is used as the substrate of the deep N well NMOS tra...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention provides a capacitance compensation circuit for an NMOS input transistor of an operational amplifier. The capacitance compensation circuit is a deep N-well NMOS transistor. The invention further provides an analog-digital converter. A differential signal of the operational amplifier of the analog-digital converter uses the NMOS transistor as an input transistor. The capacitance compensation circuits are arranged at two input ends of the operational amplifier. The structure of the NMOS input transistor of the operational amplifier is the same as that of the deep N-well NMOS transistor. The gate of the deep N-well NMOS transistor is connected with the gate of the NMOS input transistor of the operational amplifier to be used as an input end VP / VN of an input signal of the operational amplifier. The source and the drain of NM1 of the deep N-well NMOS transistor are connected with a P-well and is connected with a positive voltage V1 which is more than a threshold voltage VTHN of the deep N-well NMOS transistor, and the substrate of the NMOS input transistor of the operational amplifier is grounded. The capacitance compensation circuit provided by the invention could enable stray capacitances CCP and CCN of the two input ends of the operational amplifier to be equal and to maintain a relative constant value, thereby improving performance of the operational amplifier or the analog-digital converter.

Description

technical field [0001] The invention belongs to the technical field of analog integrated circuits, in particular to a capacitance compensation circuit for an operational amplifier NMOS input tube, and is particularly suitable for the field of analog-to-digital converters. Background technique [0002] In recent years, with the further improvement of the performance indicators of analog integrated circuits, especially with the continuous development of integrated circuit technology, the research on operational amplifiers has become more and more in-depth. Although the traditional upper plate direct sampling technology can reduce the capacitance of the capacitor array, since the capacitance of the parasitic capacitance at the input of the operational amplifier changes with the voltage at the input of the operational amplifier, it will affect the actual matching accuracy of the capacitor array. As a result, the overall performance of the analog-to-digital converter is affected,...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): H03M1/12
Inventor 徐代果徐世六李儒章王育新刘涛
Owner NO 24 RES INST OF CETC
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products