Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Fin field effect transistor (FET) and manufacturing method thereof

A fin-shaped and semiconductor technology, applied in semiconductor/solid-state device manufacturing, semiconductor devices, electrical components, etc.

Active Publication Date: 2015-11-25
INST OF MICROELECTRONICS CHINESE ACAD OF SCI
View PDF6 Cites 2 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

However, ion implantation performed to form the punch-through preventing layer may introduce undesired dopants in the channel region of the semiconductor fin
This additional doping results in random dopant concentration fluctuations in the channel region of the FinFET

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Fin field effect transistor (FET) and manufacturing method thereof
  • Fin field effect transistor (FET) and manufacturing method thereof
  • Fin field effect transistor (FET) and manufacturing method thereof

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0019] Hereinafter, the present invention will be described in more detail with reference to the accompanying drawings. In the various figures, identical elements are indicated with similar reference numerals. For the sake of clarity, various parts in the drawings have not been drawn to scale.

[0020] For the sake of simplicity, the semiconductor structure obtained after several steps can be described in one figure.

[0021] It should be understood that when describing the structure of a device, when a layer or a region is referred to as being "on" or "over" another layer or another region, it may mean being directly on another layer or another region, or Other layers or regions are also included between it and another layer or another region. And, if the device is turned over, the layer, one region, will be "below" or "beneath" the other layer, another region.

[0022] If it is to describe the situation of being directly on another layer or another area, the expression "d...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a FinFET and its manufacturing method. The FinFET manufacturing method comprises the following steps: a doping punchthrough stop layer is formed inside a semiconductor substrate; a semiconductor fin is formed by the utilization of a part of the semiconductor substrate above the doping punchthrough stop layer; a gate stack across the semiconductor fin is formed, the gate stack contains a gate dielectric and a gate conductor, and the gate conductor separates from the semiconductor fin by the gate dielectric; a gate side wall which encircles the gate conductor is formed; and a source region and a drain region are formed in parts of the semiconductor fin at two sides of the gate stack. As the semiconductor fin separates from the semiconductor substrate by the doping punchthrough stop layer, a leakage current path through the semiconductor substrate between the source region and the drain region can be disconnected.

Description

[0001] This application is a divisional application of the invention patent application No. 201210507134.3 entitled "FinFET and its manufacturing method" submitted to the China Patent Office on November 30, 2012. technical field [0002] The present invention relates to semiconductor technology, and more particularly, to FinFETs and methods of making the same. Background technique [0003] As the size of semiconductor devices becomes smaller and smaller, the short channel effect becomes more and more obvious. To suppress short-channel effects, FinFETs formed on SOI wafers or bulk semiconductor substrates have been proposed. A FinFET includes a channel region formed in the middle of a fin (fin) of semiconductor material, and source / drain regions formed at both ends of the fin. The gate electrode surrounds the channel region on both sides of the channel region (ie a double gate structure), thereby forming an inversion layer on each side of the channel. Since the entire chann...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H01L21/336H01L29/78H01L29/06
CPCH01L29/0638H01L29/0642H01L29/0684H01L29/1083H01L29/42356H01L29/66795H01L29/66803H01L29/7842H01L29/785H01L29/7856
Inventor 朱慧珑许淼梁擎擎尹海洲
Owner INST OF MICROELECTRONICS CHINESE ACAD OF SCI
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products