Implementation method of multi-channel temperature chip interface based on fpga

An implementation method and chip technology, which is applied in the field of relatively high occupancy, can solve problems such as large FPGA resources, low temperature acquisition accuracy, occupancy, etc., and achieve the effect of saving FPGA logic resources and having scalability

Inactive Publication Date: 2012-03-07
SICHUAN AEROSPACE LIAOYUAN SCI & TECH CO LTD
View PDF0 Cites 8 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

The time sequence related to the production and DS18B20 is used to communicate with DS18B20 for temperature acquisition, which solves the problem of low accuracy of temperature acquisition and occupation of existing technology.
There are too many FPGA resources and the timing operation takes up too much CPU time.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Implementation method of multi-channel temperature chip interface based on fpga
  • Implementation method of multi-channel temperature chip interface based on fpga
  • Implementation method of multi-channel temperature chip interface based on fpga

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0065] Fig. 1 is a schematic diagram of the 7-way DS18B20 temperature chip interface of the present invention. The hardware platform of this embodiment mainly includes

[0067] Fig. 2 is a work flow diagram of each functional module in the interface implementation method of the present invention. FPGA-based multi-channel temperature

[0069] Function introduction: realize the frequency division of the reference crystal oscillator on the board to obtain a clock signal with a period of 1us. This specific

[0080] Function introduction: starting the temperature conversion module means starting the DS18B20 temperature chip to start temperature conversion.

[0088] Function introduction: start reading the memory module to indicate that the memory reading of the DS18B20 temperature chip will be started next.

[0098] The present invention is uniformly called by the DS18B20_zjq module (top-level (TOP) module).

[0100] Function introduction: the top-level module controls each of the ab...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

FPGA-based multi-channel temperature chip interface implementation method, the steps include: (1) frequency division to obtain the system clock (2) system reset (3) system initialization (4) simultaneously write to the n-way temperature chip and skip reading the ROM code, by writing 0 and write 1 operations are completed in order from low to high; then write the start temperature conversion code to n channels at the same time (5) judge whether n channels are busy, if all channels are busy, continue to query until n channels are not busy, the system performs the second Initialize (6) skip reading ROM codes for n channels at the same time, and then write and start reading temperature value codes for n channels at the same time (7) read the temperature values ​​of each channel and store them in corresponding registers, and address each shift register for The CPU reads (8) the system is reset, and a new round of temperature collection is started. The present invention realizes the method of generating timing in FPGA and communicating with multi-channel temperature chips through the idea of ​​parallel processing, and solves the existing problems of low temperature acquisition accuracy, too much FPGA resources occupied, and too much CPU time occupied by timing operations.

Description

Implementation method of multi-channel temperature chip interface based on FPGA technical field The present invention relates to a kind of multi-channel temperature chip interface realization method based on FPGA, particularly a kind of In the case of less field programmable logic device FPGA logic resources, it is more complicated to complete the configurable multi-channel DS18B20 temperature chip Complicated interface implementation methods. Background technique At present, the interface operation about DS18B20 temperature chip mostly adopts the software sequence control based on the IO mouth of single-chip microcomputer The control is implemented by C or assembly language programming, and the CPU cannot perform other calculations during program execution. Therefore, using a single The disadvantage of realizing temperature collection in the form of computer + DS18B20 is that it takes up too much CPU time. The interface operation about DS18B20 temperature chip al...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
Patent Type & Authority Patents(China)
IPC IPC(8): G06F3/00
Inventor 郑江权
Owner SICHUAN AEROSPACE LIAOYUAN SCI & TECH CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products