Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Automatic chip testing method and automatic chip testing system

An automatic test system and automatic test technology, applied in the direction of automatic test system, electronic circuit test, measurement of electricity, etc., to achieve the effect of ensuring the test success rate and the actual operation and use

Active Publication Date: 2017-05-31
ALLWINNER TECH CO LTD
View PDF7 Cites 14 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0003] In the traditional technology, the ATE operating software pre-sets the expected value (ie Output value) of each pin of the chip under test at multiple test time points in a certain memory (RAM). Once the hardware circuit determines that a certain value of the chip under test The output value vector of each pin does not match the corresponding expected value in the memory, and the corresponding flag is immediately set to the invalid state, and the operating software reads the flag and feeds back the measurement result, that is, in the traditional technology, only a limited capacity can be viewed failure pins, it is impossible to conduct a comprehensive chip test failure analysis based on the limited capacity of failure pins

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Automatic chip testing method and automatic chip testing system
  • Automatic chip testing method and automatic chip testing system
  • Automatic chip testing method and automatic chip testing system

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0055] In order to make the object, technical solution and advantages of the present invention clearer, the present invention will be further described in detail below in conjunction with the accompanying drawings and embodiments. It should be understood that the specific embodiments described here are only used to explain the present invention, not to limit the present invention.

[0056] figure 1 It is a schematic flow chart of the chip automatic testing method in an embodiment, such as figure 1 The chip automated test methods shown include:

[0057] Step S100, after the test starts, record the test values ​​of each pin of the chip under test at each test time point in real time.

[0058] Specifically, in the actual chip test, ATE works through the operation control platform to provide the chip with a constant voltage power supply, analog waveform (such as sine wave, etc.), digital signal input excitation, etc., and then measure its operating current, output voltage, Freq...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention relates to an automatic chip testing method and an automatic chip testing system. The automatic chip testing method includes recording testing values of all pins at all testing time points of a tested chip in real time; extracting the testing values; comparing the testing values with expectation values and generating a comparison report according to a comparison result; positioning failure information of the tested chip according to the comparison report, wherein the failure information includes failure pins and failure time points of the failure pins. The automatic chip testing method is capable of acquiring all the failure time points of all the failure pins, facilitating positioning analysis of failure positions and failure reasons according to the failure time points of the failure pins, analyzing the testing values comprehensively through setting of different expectation values and offering more detailed and accurate testing results to guarantee the testing success rate.

Description

technical field [0001] The invention relates to the field of chip manufacturing and testing, in particular to a chip automatic testing method and system. Background technique [0002] Chip automatic test system is also called ATE, ATE mainly includes hardware circuit and operating software. The hardware circuit is only the basis for automatic testing, and it needs to be used in conjunction with the operating software to realize the automatic testing function, including the communication protocol with the probe station Prober and the manipulator Handler, the real-time display of online testing of test items, yield statistics, data log storage, Product programming function interface, engineering debugging, etc. can be used for actual mass production automation testing. [0003] In the traditional technology, the ATE operating software pre-sets the expected value (ie Output value) of each pin of the chip under test at multiple test time points in a certain memory (RAM). Once t...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G01R31/28
CPCG01R31/2834G01R31/2843
Inventor 钟汝军刘元才陈乐欢
Owner ALLWINNER TECH CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products