spi FLASH control chip for command receiving system
A technology for control chips and command reception, applied in general-purpose stored program computers, architectures with a single central processor, climate sustainability, etc., which can solve the problem of different internal handshake data information, risk of use confidentiality, and low resource utilization efficiency. and other issues, to achieve the effect of strong flexibility, ensuring the localization rate, and taking into account the utilization of internal resources of the device
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment Construction
[0016] The present invention will be further described below in conjunction with the drawings and embodiments. The present invention includes but is not limited to the following embodiments.
[0017] The SPI FLASH control chip of the present invention integrates a frequency dividing module, a dual-port RAM module, a data verification module, a FLASH interface module, a state machine module and a decoding chip interface module. The frequency division module uses the decode chip clock to generate the frequency division clock, which is provided to the internal modules of the control chip; the state machine module read instruction signal instructs the FLASH interface module to send read instructions, and outputs three SPI signals (chip select, clock, data input) to the outside SPI FLASH is read; the read command is sent, the write enable signal of the state machine module instructs the dual-port RAM module to open the receiving enable, ready for word data reception; the data reception...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More 


