Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Memory training method and device

A memory and training value technology, applied in the field of memory training, can solve problems such as not satisfying batch production and small training value margin, and achieve the effect of satisfying memory compatibility and realizing batch production

Active Publication Date: 2017-11-24
CHINA GREATWALL TECH GRP CO LTD
View PDF7 Cites 14 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0005] The purpose of the present invention is to provide a method and device for memory training, aiming to solve the problem that the training value obtained by memory training in the prior art that meets the training requirements has a small margin and does not meet the needs of batch production

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Memory training method and device
  • Memory training method and device
  • Memory training method and device

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0023] figure 1 It is a flow chart of a memory training method provided in Embodiment 1 of the present invention, specifically including steps S101 to S103, detailed as follows:

[0024] S101. Initialize the memory controller.

[0025] Specifically, the memory controller is initialized so that the values ​​of all registers of the memory controller are set to initial default values.

[0026] S102. Perform memory training on memory controller parameters, and complete memory training after finding a training value set of memory controller parameters that meets training requirements.

[0027] Specifically, the memory controller parameters are cyclically trained for multiple times. The memory training is to find the values ​​of those memory controller parameters that can make the signal setup and hold time sufficient as the training value by adjusting the values ​​of the memory controller parameters. , and after all the found training values ​​are classified into the training val...

Embodiment 2

[0034] figure 2 It is a flow chart of a memory training method provided in Embodiment 2 of the present invention, specifically including steps S201 to S206, detailed as follows:

[0035] S201. Initialize the memory controller.

[0036] Specifically, the memory controller is initialized so that the values ​​of all registers of the memory controller are set to initial default values.

[0037] S202. Set an initial training value of the write DQS delay value.

[0038] Specifically, the write DQS delay value is a memory controller parameter that requires memory training, and the initial training value of the write DQS delay value can be set to 0, that is, the memory training starts from the initial training value of 0.

[0039] S203. Enter a write balance mode, which is capable of initiating a corresponding write balance request.

[0040] The Write Leveling mode is capable of initiating corresponding write leveling requests for memory training.

[0041] Specifically, enter the...

Embodiment 3

[0053] image 3 It is a flow chart of a memory training method provided in Embodiment 3 of the present invention, specifically including steps S301 to S308, detailed as follows:

[0054] S301. Initialize the memory controller.

[0055] Specifically, the memory controller is initialized so that the values ​​of all registers of the memory controller are set to initial default values.

[0056] It should be noted that the specific registers involved in this embodiment are all based on the domestic Loongson platform.

[0057] S302. Set an initial training value of the write DQS delay value.

[0058] Specifically, the write DQS delay value is a memory controller parameter that requires memory training, and the initial training value of the write DQS delay value can be set to 0, that is, the memory training starts from the initial training value of 0.

[0059] S303. Set the value of the balance mode enable register to 1, so that the write balance mode is enabled for the memory con...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention is applied to the technical field of a chip, provides a memory training method and a memory training device and aims to solve the problem in the prior art that an over-measure of a training value which satisfies a training requirement and is obtained through memory training is small and cannot meet the demand of batch production. The method comprises the steps of initializing a memory controller; carrying out memory training on a memory controller parameter, and completing the memory training after finding out a training value set, which satisfies the training requirement, of the memory controller parameter; selecting an optimum value from the training value set as a set value of the memory controller parameter. Through the technical scheme, the training value set, which satisfies the training requirement, of the memory controller parameter is found, and one optimum value is selected from the training value set as the set value of the memory controller parameter, thereby guaranteeing the maximum over-measure of the memory controller parameter so as to satisfy the demand of memory compatibility of different brands, and realizing batch production.

Description

technical field [0001] The invention relates to the field of chips, in particular to a memory training method and device. Background technique [0002] In the actual PCB (Printed Circuit Board, printed circuit board) wiring, due to the difference in signal line impedance and the inability to achieve completely equal lengths, the signal transmission time is often inconsistent, and 1000 mils (mil) will produce about 160 to 180 picoseconds (picosecond), in order to ensure the integrity of the timing and make the signal establishment and maintenance time windows consistent, memory training is required. [0003] Memory training is to adjust the value of memory controller parameters to make the signal setup and hold time sufficient, such as adjusting the ADDR / CMD signal to CLK, and the delay of DQ signal to DQS, etc. [0004] At present, on our domestic Loongson platform, the initial memory parameters are calculated based on Loongson's public board and the memory module selected ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G11C7/10G06F13/16
CPCG06F13/1689G11C7/1093
Inventor 张锐张伟进王飞舟林俊石明
Owner CHINA GREATWALL TECH GRP CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com