Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Correction circuit for error detection and correction technology

A correction circuit and error detection technology, which is applied in the direction of error detection/correction, response error generation, electrical digital data processing, etc., can solve the problem of increased complexity of timing control circuit design, error detection and correction technology, and hardware consumption of correction circuits Advanced problems, to achieve the effect of eliminating glitches, reducing hardware overhead, and reducing hardware consumption

Active Publication Date: 2017-12-01
SHANGHAI JIAO TONG UNIV +1
View PDF5 Cites 2 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

This process has a strict chronological order, but due to the delay of the signal passing through the wiring and the logic unit in the circuit and the transition time of the high-to-low level conversion of the signal itself, the moment the level value of the multi-channel signal changes, the output of the combinational logic It does not change at the same time, which often causes glitches in the GCLK signal, which causes competition and risk in the circuit, and increases the design complexity of the timing control circuit.
[0006] Therefore, it is urgent to design a correction circuit for error detection and correction technology to solve the problem that the hardware consumption of the correction circuit in the current EDAC technology is high, and when correcting timing errors, it is easy to cause glitches in the GCLK signal

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Correction circuit for error detection and correction technology

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0028] In order to make the purpose, technical solutions and advantages of the embodiments of the present invention clearer, the technical solutions in the embodiments of the present invention will be clearly and completely described below in conjunction with the drawings in the embodiments of the present invention. Obviously, the described embodiments It is only some embodiments of the present invention, but not all embodiments. Based on the embodiments of the present invention, all other embodiments obtained by persons of ordinary skill in the art without making creative efforts belong to the protection scope of the present invention.

[0029] The present invention provides a correction circuit for error detection and correction techniques. figure 1 A schematic structural diagram of an EDAC technology correction circuit module is shown in an embodiment of the present invention. As shown in the figure, the EDAC technology correction circuit module of an embodiment of the pre...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention provides a correction circuit for an error detection and correction technology. The correction circuit comprises a pulse widening circuit module and a time sequence control circuit module, wherein the pulse widening circuit module is connected with a first signal output by an error detection circuit module of the circuit; when the first signal indicates that the circuit generates a time sequence error, the pulse widening circuit module captures the first signal and carrying out conversion to output a high-pulse width second signal; the time sequence control circuit module inputs a first clock signal of the circuit and the second signal, and generates a second clock signal which closes the first clock signal for a clock period through logic operation; when the circuit is verified, the time sequence control circuit module generates a reset signal and transmits the reset signal to the pulse widening circuit module so as to reset the pulse widening circuit module and close the second signal. The circuit is capable of decreasing the hardware overhead and reducing the working voltage and power consumption under the premise of effectively correcting time sequence errors.

Description

technical field [0001] The invention relates to the technical field of timing error correction of digital integrated circuits, in particular to a correction circuit for error detection and correction technology. Background technique [0002] With the scaling down of the size of integrated circuits and the development of low-voltage technology, variations in integrated circuits will occur due to reasons such as process, voltage, temperature, and aging, which will cause the timing of current integrated circuits to fluctuate accordingly. After the fluctuating signals are gradually accumulated through the registers at all levels, a timing error (TimingError) of the integrated circuit will be formed. Error detection and correction (Error Detection And Correction, EDAC) technology can detect errors in time when timing errors occur and Correcting the detected timing errors has gained wide application in the field of digital integrated circuits. [0003] The correction circuit is a...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G06F11/07G06F1/24H03K5/04
CPCG06F1/24G06F11/0751H03K5/04
Inventor 金威汪望林初雄何卫锋高建军
Owner SHANGHAI JIAO TONG UNIV
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products