Method for building functional verification platforms of designs based on LOCAL BUS bus

A functional verification and bus technology, applied in computing, special data processing applications, instruments, etc., can solve cumbersome and complicated problems, achieve simple process, convenient implementation, and improve the efficiency of functional verification

Inactive Publication Date: 2018-04-20
JINAN INSPUR HIGH TECH TECH DEV CO LTD
View PDF3 Cites 4 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

Therefore, the LOCAL BUS bus is the most important and complex part of the Core connect bus. It is very cumbersome and complicated to develop a verification platform for each design based on the LOCAL BUS bus to simulate and test the internal registers and ram modules of the design.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0031] A method for building a functional verification platform based on the design of the LOCAL BUS bus, the method steps are as follows:

[0032] Step 1) According to the initialization work process of the design based on the LOCAL BUS bus, including clock signal stabilization time, reset signal enable time, internal special control signal list and timing, etc., design the chip initialization control document;

[0033] Step 2) According to the address, data width, depth, read and write characteristics, read and write command delay and read and write related sequence information of the designed internal register and ram module based on the LOCAL BUS bus, write the information document;

[0034] Step 3) Write a document describing the working mode of the arbitration module, based on the arbitration mode selected in the design, including whether to support bus locking and atomic operations, and complete it in the specified format;

[0035] Step 4) Write automation scripts, incl...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention discloses a method for building functional verification platforms of designs based on a LOCAL BUS bus. The method, for the internal register and ram module information document, chip initialization control document, and arbitration module working method description document of the currently tested designs, uses a variety of automation scripts to complete the generation, operation, and control of verification test vectors, then runs the test vectors, and generates a test report to complete the test process. The method automatically completes the setup and operation of the verification platforms by the use of the automation scripts, achieves universal read-write test for each design based on the LOCAL BUS according to the standard LOCAL BUS protocol design verification platformtest command, and achieves correct test for a specific memory module by use of the internal register and ram module information document. The method is easy in implementation, simple in process, efficient and stable, greatly shortens the development cycles of building functional verification platforms for different designs based on the LOCAL BUS, and improves the efficiency of functional verification.

Description

technical field [0001] The invention relates to the field of IC design verification, in particular to a method for building a function verification platform for design based on the LOCAL BUS bus. Background technique [0002] At present, the rapid progress of integrated circuit manufacturing technology and the increasing market demand for highly integrated products have led to an exponential increase in the complexity of integrated circuits. As the complexity of integrated circuits increases, the difficulty of verification increases at a higher rate. Therefore, improving the realization ability of the verification work has become the focus and difficulty of the development of large-scale integrated circuits. [0003] Core connect is a bus specification for core+ASIC development or SoC design proposed by IBM, which can provide an efficient and complete connection method for the entire system. It includes three different bus types, namely the processor internal bus LOCAL BUS...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
Patent Type & Authority Applications(China)
IPC IPC(8): G06F11/263G06F17/50
CPCG06F11/263G06F30/398
Inventor 赵鑫鑫姜凯李朋
Owner JINAN INSPUR HIGH TECH TECH DEV CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products