Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Fin field effect transistor and method of forming the same

A technology of fin field effect transistors and fins, which is applied in the direction of transistors, semiconductor devices, electrical components, etc., to achieve the effects of excellent quality, excellent lattice quality, and avoiding lattice damage

Active Publication Date: 2020-11-27
SEMICON MFG INT (SHANGHAI) CORP +1
View PDF5 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0005] However, the performance of the fin field effect transistor formed by the prior art needs to be further improved

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Fin field effect transistor and method of forming the same
  • Fin field effect transistor and method of forming the same
  • Fin field effect transistor and method of forming the same

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0032] According to the background technology, the performance of the fin field effect transistor formed in the prior art needs to be improved.

[0033] In order to improve the performance of the fin field effect transistor, the process steps of forming the fin field effect transistor generally include: etching the fins with a partial thickness on both sides of the gate structure to form grooves; Ion implantation is performed on the side wall of the groove to form a light source and drain doped region; and an epitaxial layer filling the groove is formed.

[0034] The above-mentioned epitaxial layer provides a process basis for forming the heavily source-drain doped region of the FinFET. However, there are many defects in the above-formed epitaxial layer, and the surface morphology of the epitaxial layer is poor. poor electrical performance.

[0035]After analysis, it was found that during the process of forming light source and drain doped regions by ion implantation process,...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

PropertyMeasurementUnit
thicknessaaaaaaaaaa
thicknessaaaaaaaaaa
Login to View More

Abstract

A FinFET device and fabrication method thereof is provided. The fabrication method includes: providing a semiconductor substrate (101) with a fin (102) protruding from the semiconductor substrate, and a gate structure (110) across a length portion of the fin and covering a portion of the fin; etching a partial thickness of the fin on both sides of the gate structure to form grooves (201); forming a doped layer (211) in a bottom and sidewalls of the grooves; annealing the doped layer to allow the doping ions to diffuse into the fin and to form a lightly doped source / drain region (221); removing the doped layer after the annealing; and forming epitaxial layers to fill up the grooves.

Description

technical field [0001] The invention relates to the field of semiconductor technology manufacturing, in particular to a fin field effect transistor and a forming method thereof. Background technique [0002] With the continuous development of semiconductor process technology, the development trend of semiconductor process nodes following Moore's Law continues to decrease. In order to adapt to the reduction of process nodes, the channel length of MOSFET field effect transistors has to be continuously shortened. The shortening of the channel length has the advantages of increasing the die density of the chip and increasing the switching speed of the MOSFET field effect tube. [0003] However, as the channel length of the device is shortened, the distance between the source and the drain of the device is also shortened, so that the control ability of the gate to the channel becomes worse, and the gate voltage pinches off the channel. The difficulty is also increasing, making ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): H01L21/8238H01L27/092H01L29/78
CPCH01L21/823814H01L21/823821H01L27/0924H01L29/785H01L21/2254H01L21/2255H01L29/6659H01L29/66636H01L29/66803H01L29/7833H01L21/823878
Inventor 李勇
Owner SEMICON MFG INT (SHANGHAI) CORP
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products