SRAM memory and formation method
A memory and latch technology, applied in the direction of electric solid state devices, semiconductor devices, electrical components, etc., can solve problems such as poor electrical performance of static random access memory, and achieve the effect of improving speed
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Example Embodiment
[0032] As mentioned in the background art, the electrical performance of the SRAM memory formed by the prior art is poor.
[0033] figure 1 is a circuit diagram of an SRAM memory cell, the SRAM memory cell includes a pass transistor, a pull-up transistor and a pull-down transistor, the pass transistor includes a first pass transistor PG1 and a second pass transistor PG2, and the pull-up transistor includes a first pass transistor PG1 and a second pass transistor PG2. A pull-up transistor PU1 and a second pull-up transistor PU2, the pull-down transistors include a first pull-down transistor PD1 and a second pull-down transistor PD2, and the pull-up transistor and the pull-down transistor form a latch. Refer to the connection relationship of the pass transistor, pull-up transistor and pull-down transistor figure 1 .
[0034]When reading data "0", the current in PD1 needs to be greater than the current in PG1, otherwise the data "0" cannot be read correctly; when writing data "...
PUM
Abstract
Description
Claims
Application Information
- R&D Engineer
- R&D Manager
- IP Professional
- Industry Leading Data Capabilities
- Powerful AI technology
- Patent DNA Extraction
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic.
© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap