Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Design method of standard cell library circuit

A standard cell library and circuit design technology, applied in CAD circuit design, calculation, electrical and digital data processing, etc., can solve the problems of low efficiency, need more, easy to make mistakes, etc., to improve work efficiency, reduce error rate, realize The effect of automated design

Active Publication Date: 2018-11-20
SHANGHAI HUAHONG GRACE SEMICON MFG CORP
View PDF6 Cites 2 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0003]In the existing methods, the establishment of the standard cell library is based on manual circuit construction and parameter modification. However, the number of cells in the standard cell library is large, and the number of cells is small. Three or four hundred, as many as six or seven hundred, some libraries may need more units for comprehensiveness
Because the units in the standard unit library are very repetitive, the action of changing the parameters of the tubes is also mechanical. Manually drawing each circuit diagram and modifying the parameters is actually equivalent to spending a lot of time doing repetitive and mechanical things, which is very inefficient, and Manual modification of parameters is easy to make mistakes

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Design method of standard cell library circuit

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0043] Such as figure 1 As shown, it is a flow chart of the standard cell library circuit design method of the embodiment of the present invention, and the standard cell library circuit design method of the embodiment of the present invention includes the following steps:

[0044] Step 1. Select a standard cell library corresponding to an existing process as a template.

[0045] Step 2: Grading all units in the template.

[0046] Grading takes place from the output stage to the input stage of each of the units.

[0047] The maximum number of stages in each unit is 5 stages.

[0048] The units include inverters, buffers, AND gates, NAND gates, OR gates, NOR gates, AND-OR gates, AND-NOR, OR-AND, OR-NO, exclusive-NOR, adders, selectors, Latches, flip flops, clock gating.

[0049] The grading method is:

[0050] The output stage is the first stage, and one stage deeper into the circuit is the second stage. By analogy, the embodiment of the present invention is divided into fi...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a design method of a standard cell library circuit. The method comprises the steps of (1) selecting a standard cell library corresponding to an existing process as a template,(2) classifying all the cells in the template, (3) modifying the names of transistors of all cells in the template according to a classification result, (4) providing a parameter assignment list required by all transistors of the standard cell library of a whole new process, and (5) carrying out parameter assignment on transistors at all levels according to a parameter assignment list and the number of drivers to form a standard cell library corresponding to the new process. According to the method, the automatic design of the standard cell library circuit can be achieved, the working efficiency can be improved, and the error rate is reduced.

Description

technical field [0001] The invention relates to a method for manufacturing a semiconductor integrated circuit, in particular a method for designing a standard cell library circuit. Background technique [0002] In the field of semiconductor integrated circuit manufacturing, each process requires a set of corresponding standard cell libraries. Before tape-out, standard cells in the standard cell library need to be used for automatic logic synthesis and layout layout and routing. [0003] In the existing methods, the establishment of the standard cell library is based on manual circuit construction and parameter modification. However, the number of cells in the standard cell library is large, ranging from three to four hundred to as many as six to seven hundred. Some libraries are designed for comprehensive Additional units may be required. Because the units in the standard unit library are very repetitive, the action of changing the parameters of the tubes is also mechanical...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G06F17/50
CPCG06F30/39
Inventor 蒋建伟
Owner SHANGHAI HUAHONG GRACE SEMICON MFG CORP
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products