Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Low power consumption testing method for single stuck-at fault

A test method and low power consumption technology, which is applied in the direction of electronic circuit testing, measuring electricity, measuring devices, etc., can solve the problem of multiple energy consumption, achieve the effect of reducing energy consumption, low hardware overhead, and easy to be widely used

Active Publication Date: 2019-01-04
TSINGHUA UNIV
View PDF7 Cites 4 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

In addition, the weighted pseudo-random test model can effectively improve the probability of failure stocks, but these methods usually lead to more energy consumption due to frequent scanning of flip-flops

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Low power consumption testing method for single stuck-at fault
  • Low power consumption testing method for single stuck-at fault
  • Low power consumption testing method for single stuck-at fault

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0019] In order to make the purpose, technical solutions and advantages of the embodiments of the present invention clearer, the technical solutions in the embodiments of the present invention will be clearly described below in conjunction with the accompanying drawings in the embodiments of the present invention. Obviously, the described embodiments are the Some, but not all, embodiments are invented. Based on the embodiments of the present invention, all other embodiments obtained by persons of ordinary skill in the art without making creative efforts belong to the protection scope of the present invention.

[0020] figure 1 A schematic flow chart of a single fixed-type fault low-power test method provided by an embodiment of the present invention, as shown in figure 1 As shown, the method includes:

[0021] 101. Establish a scan forest, wherein the scan forest includes a software-defined linear feedback shift register SLFSR, a phase shifter and a demultiplexer, the output...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The embodiment of the invention provides a low power consumption testing method for a single stuck-at fault. The method comprises the steps of establishing a scan forest; placing the same scan chainsdriven by a demultiplexer in the same scan chain subset; placing the activated scan chain subset in a determination test signal; obtaining a primitive polynomial and additional variables required by all tests corresponding to a generated test set according to the test set, and generating a control vector used for controlling an SLFSR (Software-defined Linear Feedback Shift Register) according to the primitive polynomial and additional variables; moving the control vector into the SLFSR so as to configure the SLFSR into an SLFSR connected by the primitive polynomial; coding the determination test signal of the SLFSR; and compressing the coded determination test signal, and conducting a low power consumption test on the circuit according to the compressed determination test signal so as to obtain a test result. The embodiment of the invention is low in hardware overhead, reduces the energy consumption, does not bring additional delay overhead and is convenient for being widely applied inindustry.

Description

technical field [0001] Embodiments of the present invention relate to the field of integrated circuits, and more specifically, relate to a single fixed fault low power consumption testing method. Background technique [0002] As the size of integrated circuits increases, the gap between test functionality and test power consumption becomes wider and wider. At present, the functions of integrated circuits are becoming more and more complex, and the problem of overheating of chips has also emerged, and overheating of chips will shorten the life of products. However, due to the increase in random code exchange activity, the current test method requires more power consumption than the previous scan test method. [0003] The low power consumption test method in the prior art mainly reduces the power consumption by allowing automatic selection of a low power consumption pseudo-random test mode to reduce the switching activity of the scan switch. However, a large number of low-po...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G01R31/28
CPCG01R31/2851
Inventor 向东
Owner TSINGHUA UNIV
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products