Patents
Literature
Patsnap Eureka AI that helps you search prior art, draft patents, and assess FTO risks, powered by patent and scientific literature data.

7 results about "Linear feedback shift register" patented technology

In computing, a linear-feedback shift register (LFSR) is a shift register whose input bit is a linear function of its previous state. The most commonly used linear function of single bits is exclusive-or (XOR). Thus, an LFSR is most often a shift register whose input bit is driven by the XOR of some bits of the overall shift register value.

A cross-scale visual ultra-precision motion measurement device and method

The application discloses a kind of cross-scale visual ultra-precision motion measurement device and method, the device includes image sensor, aperture diaphragm, imaging lens group, coaxial light source, beam splitter, positioning platform, encoding plate and DSP and ARM integrated signal processing system.In the method, by selecting the number of linear feedback shift register and period large λ and carrying out periodic coding, after DSP and ARM signal processing system pre-processing operation to image, static random access memory is driven to carry out image caching;Two-dimensional Fourier transform is executed to cached image, and relevant linear phase processing is carried out;According to the phase data obtained by linear phase processing, the corresponding binary sequence on local image is identified;The identified local binary sequence is looked up to the binary sequence of encoding plate and positioned, and according to the phase constant of periodic phase measurement, fine positioning is carried out.
Owner:SOUTH CHINA UNIV OF TECH

Cross-device data transfer method and device

ActiveCN121887588BData segmentOriginal data
The application relates to the technical field of data transmission, and discloses a cross-device data transmission method and device. In the cross-device data transmission, the working frequency of a first device performing a sending operation is higher than the highest working frequency of a second device, and the data interface bit width used by the first device for sending is smaller than the data interface bit width of the second device. The method is applied to the first device and comprises the following steps: dividing original data into at least two sub-data segments with equal bit widths; configuring a first linear feedback shift register with the same number of sub-data segments to form a first driving chain; wherein the initial state of each first linear feedback shift register in the first driving chain except the first stage is determined by the parallel data output by the adjacent previous-stage first linear feedback shift register in the current main clock cycle; performing a scrambling operation on the corresponding sub-data segment based on each first linear feedback shift register to obtain a scrambled sub-data segment, and sending the scrambled sub-data segment to the second device.
Owner:KINGTIGER TESTING TECH (SZ) LTD

Satellite secure communication method based on QC-LDPC McEliece cryptosystem

The application discloses a satellite security communication method based on a QC-LDPC-based McEliece cryptosystem, and belongs to the technical field of information security. The application analyzes QC-LDPC code characteristics for the QC-LDPC code-based McEliece cryptosystem, and constructs a generation matrix G and a check matrix H of the QC-LDPC code based on a random difference group method. Based on the McEliece cryptosystem, a key for satellite security communication is constructed. The satellite security communication method fusing encryption and error correction is used to realize encryption and error correction cascading for plaintext, and to ensure the security and reliability in the communication process. A pseudo-random sequence is generated by using a pseudo-random number generator linear feedback shift register, an error vector is generated according to the pseudo-random sequence and the check matrix, and a sending message is obtained. A modulation signal is generated by using BPSK modulation. After the modulation signal is transmitted through an AWGN channel, a receiving signal for a satellite security communication receiving end is generated. Decryption and decoding are carried out at the receiving end, and satellite security communication of the QC-LDPC-based McEliece cryptosystem is realized.
Owner:BEIJING INST OF TECH

Ddr buffer device equalization for self-training mode

PendingCN122295646ACompletion timeEqualization
This document describes a method and system for performing the following operations: configuring Device Equalization Self-Training Mode (DESTM) control using in-band signaling, the DESTM control including at least setting a minimum duration; enabling DESTM control using a host; triggering a buffer to execute the self-training mode; transmitting a Linear Feedback Shift Register (LFSR) code pattern to the buffer within the minimum duration; and waiting for the minimum completion time to end before disabling DESTM. The minimum duration indicates the time during which the self-training mode is active and is predefined. The buffer executes the self-training mode within the predefined minimum duration.
Owner:ADVANCED MICRO DEVICES INC

Hyperspectral image band sampling method and system based on FPGA

This invention discloses a hyperspectral image band sampling method and system, mainly addressing the problems of complex search strategies and long matrix calculation times in existing band selection algorithms, resulting in poor real-time performance and low efficiency. The solution includes: using an FPGA to set an n-order linear feedback shift register, a feedback polynomial, and a seed value; calculating the first band index value for band sampling based on the number of input sampling bands; generating a series of uniformly sampled band index values ​​using the FPGA based on the first band index value; generating the address for storing the hyperspectral image in external space through linear mapping based on the uniformly sampled band index values; reading a portion of the hyperspectral image bands according to this address and storing them in the FPGA's block random access memory. This invention can reduce the complexity of band dimensionality reduction and computational load while preserving the original image information, greatly shortening the real-time sampling time for hyperspectral image bands and improving sampling efficiency. It can be used for efficient real-time hyperspectral information processing on hardware-restricted platforms such as spaceborne and airborne platforms.
Owner:XIDIAN UNIV