hardware Trojan horse detection method based on path delay analysis

A hardware Trojan detection and path delay technology, applied in the protection of internal/peripheral computer components, instrument, platform integrity maintenance, etc., can solve problems such as increased pad consumption, increased area overhead, and Trojan detection fails to achieve the expected effect. , to achieve the effect of increasing difficulty and increasing credibility

Active Publication Date: 2019-04-19
XIDIAN UNIV
View PDF4 Cites 10 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0004] However, the first detection method can only detect hardware Trojans that have a greater impact on the critical path, and if you need to detect hardware Trojans that only change the delay of non-critical paths, you need to do a lot of test cases
However, in order to maintain its concealment, Trojan horses mostly exist on non-critical paths, thereby reducing the impact of their existence on delay and power consumption
At the same time, there is no connection with the clock network for most combinatorial logic hardware Trojans, so it is difficult to detect the existence of combinatorial logic Trojans
The second method, because its carrier circuit is a pure combinational logic circuit, only adds a shadow register to each original output port, which not only increases the consumption of the pad, but also increases the area overhead
At the same time, there are both combinational logic circuits and sequential logic circuits in actual circuits, so the problem solved by this method is too one-sided
Make the Trojan detection can not achieve the expected effect

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • hardware Trojan horse detection method based on path delay analysis
  • hardware Trojan horse detection method based on path delay analysis

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0041] The present invention will be described in further detail below in conjunction with specific examples, but the embodiments of the present invention are not limited thereto.

[0042] The embodiment of the present invention provides a hardware Trojan detection method based on path delay analysis, the method steps are as follows:

[0043] identifying vulnerable lines in said carrier circuit;

[0044] Adding a detection structure on the carrier circuit according to the vulnerable circuit;

[0045] Carrying out the first dynamic simulation on the carrier circuit with the detection structure added, and obtaining the first simulation result;

[0046] Implanting a preset Trojan horse in the carrier circuit;

[0047] Carrying out a second dynamic simulation of the carrier circuit implanted with the preset Trojan horse to obtain a second simulation result;

[0048] judging whether a hardware Trojan is implanted in the carrier circuit according to the first simulation result an...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention relates to the technical field of integrated circuit detection, in particular to a hardware Trojan horse detection method based on path delay analysis. The device comprises a detection structure, and the detection structure comprises a detection module, a result output module and a data selector which are connected in sequence; Determining a fragile line in the carrier circuit; Adding a detection structure on the carrier circuit according to the fragile line; Carrying out first dynamic simulation on the carrier circuit added with the detection structure; Embedding a preset Trojanhorse into the carrier circuit; Carrying out second dynamic simulation on the carrier circuit implanted with the preset Trojan horse; And judging whether a hardware Trojan horse is implanted into thecarrier circuit according to the first simulation result and the second simulation result. According to the embodiment of the invention, the credibility of the integrated circuit is improved, and thedifficulty of Trojan attack is increased.

Description

technical field [0001] The invention relates to the technical field of integrated circuit detection, in particular to a hardware Trojan horse detection method based on path delay analysis. Background technique [0002] The globalization of today's integrated circuit supply chain has become a trend. To produce a qualified chip generally requires four links: IC design, manufacturing, testing and packaging. Because the cost of completing each link is very expensive, and the technical system is very large and complex, each link is separated and carried out independently of each other. Therefore, it is more likely that the chips used by users will be implanted with Trojan horses by hardware hackers, which will lead to chip security issues. In recent years, the hardware Trojan horse problem of integrated circuits has not only attracted attention in the academic circles, but also in the industrial circles. Part of the reason is the outsourcing of chip design and the migration of m...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
Patent Type & Authority Applications(China)
IPC IPC(8): G06F21/56G06F21/76
CPCG06F21/566G06F21/76
Inventor 史江义陈琦璇白永晨郝跃马佩军汪滔
Owner XIDIAN UNIV
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products