Novel package-free diode and processing technique thereof
A technology of packaging diodes and processing technology, which is applied in the direction of electrical components, electric solid devices, circuits, etc., can solve the problems of increasing the complexity of the circuit connection process, not conducive to product miniaturization, and affecting the heat dissipation effect, so as to ensure heat dissipation and insulation performance , volume reduction, and low manufacturing cost
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment 1
[0055] Embodiment one: see attached Figure 1~5 As shown, a new type of package-free diode; from top to bottom, it includes an insulating hard heat dissipation substrate 1 , a first insulating heat-conducting glue 2 , a diode chip 3 and a second insulating heat-conducting glue 4 .
[0056] The lower surface of the insulating hard heat dissipation substrate 1 is adhered and fixed to the upper surface of the diode chip 3 through the first insulating and thermally conductive glue 2 . The insulating hard heat dissipation substrate 1 is preferably a ceramic substrate, because the coefficient of expansion of the ceramic substrate is the closest to that of silicon, which can reduce packaging stress. A silicon carbide substrate or other substrates with the same or similar functions can also be used.
[0057] Such as Figure 5 As shown, the diode chip 3 includes a silicon wafer substrate 5, an N+ region 6 is formed on its lower surface by doping with a first impurity, and a P+ region...
Embodiment 2
[0072] Embodiment two: see attached Figure 6~7 As shown, a new package-free diode; the difference from the first embodiment is that the number of the N+ region 6 and the P+ region 7 is multiple, and one is surrounded by the other in the horizontal direction. The other parts are the same as those in Embodiment 1, so they are not repeated here.
Embodiment 3
[0073] Embodiment three: see attached Figure 8~9 As shown, a new package-free diode; the difference from the first embodiment is that the number of the N+ region 6 and the P+ region 7 is multiple, and they are arranged side by side in the horizontal direction at intervals. The other parts are the same as those in Embodiment 1, so they are not repeated here.
PUM
| Property | Measurement | Unit |
|---|---|---|
| Depth | aaaaa | aaaaa |
| Thickness | aaaaa | aaaaa |
| Thickness | aaaaa | aaaaa |
Abstract
Description
Claims
Application Information
Login to View More 


