An all-ferroelectric field-effect transistor integrating storage and computing
An electric field effect and transistor technology, which is applied in the field of all-ferroelectric field effect transistors, to achieve the effect of solving compatibility and high integration
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
no. 1 example
[0044] The schematic diagram of the cross-sectional structure of the all-ferroelectric field-effect transistor integrating storage and computing provided in this embodiment is as follows figure 1 As shown, it mainly includes a substrate 10 , a source electrode 20 and a drain electrode 30 , a gate electrode 40 isolated from the source and drain electrodes, and a ferroelectric bump 50 . Wherein the substrate 10 is made of a ferroelectric material with domain wall conductivity. In this embodiment, a substrate 60 is further disposed under the base 10 . The source electrode 20, the drain electrode 30 and the ferroelectric bump 50 can form a non-volatile ferroelectric memory; the source electrode 20 and the drain electrode 30, the gate electrode 40 isolated from the source and drain electrodes, and the ferroelectric bump 50 can form a field effect transistor , so as to realize the integration of storage and calculation.
[0045] The polarization direction of the electric domain in t...
no. 2 example
[0055] refer to Figure 4 As shown, the structure of this embodiment is basically the same as that of the first embodiment, except that the gate electrode layer 40 is located under the substrate 10 to form a back gate electrode.
[0056] It should be noted that the ferroelectric domain between the gate electrode and the source-drain electrode of the all-ferroelectric field-effect transistor based on this architecture will not be reversed as the gate voltage changes.
no. 3 example
[0058] refer to Figure 5 As shown, the structure of this embodiment is basically the same as that of the second embodiment, except that the substrate 60 is a heavily doped P-type or N-type silicon wafer, which can be used as a back gate electrode. This embodiment simplifies the process and does not require a back gate electrode.
PUM
| Property | Measurement | Unit |
|---|---|---|
| thickness | aaaaa | aaaaa |
Abstract
Description
Claims
Application Information
Login to View More 


