Unlock instant, AI-driven research and patent intelligence for your innovation.

Semiconductor process method and structure

A process method and semiconductor technology, applied in the direction of semiconductor devices, semiconductor/solid-state device manufacturing, transistors, etc., can solve the problems of reducing the electrical performance of the device structure, inappropriate, etc.

Active Publication Date: 2019-12-10
TAIWAN SEMICON MFG CO LTD
View PDF3 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

However, downscaling also presents challenges not present in previous larger-sized generations
Inaccurate and inadequate control of the deposition and annealing processes in the fabrication of dielectric materials can detrimentally degrade the electrical performance of device structures

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Semiconductor process method and structure
  • Semiconductor process method and structure
  • Semiconductor process method and structure

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0055] The following content provides many different embodiments or examples for implementing different characteristic components of the embodiments of the present invention. Specific examples of components and configurations are described below to simplify embodiments of the invention. Of course, these are just examples, not intended to limit the embodiments of the present invention. For example, if it is mentioned in the description of this specification that the first characteristic component is formed on (over or on) the second characteristic component, it may include an embodiment in which the first and second characteristic components are in direct contact, and may also include additional Embodiments in which the feature is formed between the first and second features such that the first and second features are not in direct contact. In addition, the embodiments of the present invention may repeat element symbols and / or letters in many examples. These repetitions are f...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

PropertyMeasurementUnit
thicknessaaaaaaaaaa
wavelengthaaaaaaaaaa
wavelengthaaaaaaaaaa
Login to View More

Abstract

The present disclosure is generally related to semiconductor devices, and more particularly to a dielectric material formed in semiconductor devices. The present disclosure provides methods for forming a dielectric material layer by a cyclic spin-on coating process. The application provides a semiconductor process method and structure. In an embodiment, a method of forming a dielectric material ona substrate includes spin-coating a first portion of a dielectric material on a substrate, curing the first portion of the dielectric material on the substrate, spin-coating a second portion of the dielectric material on the substrate, and thermal annealing the dielectric material to form an annealed dielectric material on the substrate.

Description

technical field [0001] Embodiments of the present invention relate to semiconductor devices, and more particularly, to dielectric materials formed in semiconductor devices. Background technique [0002] The semiconductor integrated circuit (IC) industry has experienced rapid growth. Technological advances in integrated circuit materials and design have created generations of integrated circuits, with each generation having smaller and more complex circuits than the previous generation. In the process of integrated circuit development, functional density (functional density, such as: the number of interconnection devices per unit chip area) has generally increased, while geometry size (geometry size, such as: the smallest element (or wire) that can be formed using a process )) shrinks. This downscaling process often brings the benefits of increased production efficiency and lower associated costs. However, downscaling also presents challenges not present in previous genera...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H01L21/8234H01L27/088
CPCH01L21/823481H01L21/823431H01L27/0886H01L21/02222H01L21/02282H01L21/02348H01L21/02326H01L21/02164H01L21/02337H01L21/022H01L21/76224H01L21/76837H01L29/66795H01L21/76826H01L21/0223H01L21/02323H01L21/02126H01L29/0649H01L21/31111H01L21/02255H01L21/76832H01L21/76825H01L21/76828B05D1/005B05D1/38B05D3/067B05D7/546G03F7/162
Inventor 郭哲铭黄彦钧彭治棠包天一
Owner TAIWAN SEMICON MFG CO LTD
Features
  • R&D
  • Intellectual Property
  • Life Sciences
  • Materials
  • Tech Scout
Why Patsnap Eureka
  • Unparalleled Data Quality
  • Higher Quality Content
  • 60% Fewer Hallucinations
Social media
Patsnap Eureka Blog
Learn More