Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

RAID core computing device and method in SSD master control

A computing device and counter technology, applied in the direction of instruments, electrical digital data processing, etc., can solve the problem of no RAID core computing device and method, and achieve the effect of ensuring the correctness of data

Active Publication Date: 2020-02-07
SHANDONG SINOCHIP SEMICON
View PDF2 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

The existing RAID is all outside the SSD main control chip, and there is no RAID core computing device and method in the SSD main control chip

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • RAID core computing device and method in SSD master control

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0029] The characteristics of digital XOR logic are: the same gets 0, the different gets 1, any number XOR with 0 gets itself, XOR with 1 gets the opposite. Therefore, we can retrieve the currently lost value by performing an XOR operation on other items that participated in the XOR before and the previous XOR result. Specific operation: After the program data, the XOR result obtained through this device is also stored in the flash; when retrieving the data, first read out the previous related data (that is, other items participating in the XOR, determined by the raid level) and The previous XOR result, and then restore the lost data through the XOR operation.

[0030] Utilizing the characteristic of XOR operation, the device realizes RAID core calculation by using state machine, dual-port SRAM, XOR operation unit and address accumulator circuit unit.

[0031] like figure 1 As shown, the RAID core computing device in the SSD master disclosed in this embodiment includes a sta...

Embodiment 2

[0042] This embodiment discloses a RAID core calculation method in the SSD master control, the RAID core calculation device described in Embodiment 1 of the method, specifically comprising the following steps:

[0043] The state machine is in the IDLE state: it detects that the external start signal is pulled high, and loads the number of cycles into the counter. The state machine enters the HDSHK state.

[0044] 2. The state machine is in the HDSHK state: it detects that the external req signal is pulled high and the ack feedback signal is pulled high to complete the handshake. It is decided to enter the LDEN or RDEN state according to whether the counter is the initial value of the number of cycles. The first round of the cycle (when the number of cycles is the initial value) is to enter the LDEN state, and then enter the DELY and LOAD states, because the first round only needs to write data to the SRAM; the second round to the last round of the cycle (the number of cycles ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses an RAID core computing device and method in SSD master control. The device comprises a state machine, a counter, a write address accumulator, a read address accumulator, an exclusive-OR operation unit, registers D1 to D6 and a dual-port SRAM, wherein RAID core calculation is realized by utilizing the state machine, the dual-port SRAM, the exclusive-OR operation unit and anaddress accumulator circuit unit. During working, the state machine outputs a read enable signal and a write enable signal to the dual-port SRAM according to the internal state, and the counter performs decreasing operation on the cycle index according to the number of data processing turns and transmits the decreasing operation to the state machine; and the write address accumulator and the readaddress accumulator send the real-time write address and the read address to the dual-port SRAM, and read-write of the dual-port SRAM is realized according to the state of the state machine. Accordingto the method, RAID calculation is realized in the SSD main control chip, so that SSD read-write data recovery is realized.

Description

technical field [0001] The invention relates to a RAID core computing device and method in SSD master control, belonging to the field of SSD data processing. Background technique [0002] In the process of reading and writing to SSD, when reading data from Flash particles, if ECC error correction fails, and operations such as read re-try cannot read correct data, then it is necessary to consider how to restore data. RAID technology can give full play to the array advantages of storage chips, provide fault tolerance to ensure data security, and can continue to work in the event of a problem with a storage unit. That is to say, it is possible to recover the data read and written by the RAID data SSD. The existing RAID is all outside the SSD main control chip, and there is no RAID core computing device and method in the SSD main control chip. Contents of the invention [0003] The technical problem to be solved by the present invention is to provide a RAID core calculation ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G06F13/16
CPCG06F13/1668Y02D10/00
Inventor 王运哲刘大铕朱苏雁刘奇浩刘尚孙中琳王资川
Owner SHANDONG SINOCHIP SEMICON
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com