Structure and method for realizing receiving synchronization of multiple RapidIO test board cards and test equipment
Patent Information
- Authority / Receiving Office
- CN Β· China
- Patent Type
- Applications(China)
- Current Assignee / Owner
- CHINA ELECTRONIS TECH INSTR CO LTD
- Publication Date
- 2020-02-18
- Estimated Expiration
- Not applicable Β· inactive patent
Smart Images

Figure 1 
Figure 2 
Figure 3
Abstract
Description
technical field
[0001] The present disclosure relates to the technical field related to testing technology, and in particular, relates to a method for realizing synchronization of reception of multiple RapidIO test boards and automatic testing equipment. Background technique
[0002] The statements in this section merely provide background information related to the present disclosure and may not necessarily constitute prior art.
[0003] With the development of the RapidIO bus, the transmission rate continues to increase, and the maximum test rate of a single channel reaches 6.25Gb / s, and the maximum support for 4x mode. However, in the actual test process, the test bandwidth of a single test board is still insufficient, and multiple RapidIO test boards are required to be tested in parallel, which involves time synchronization when multiple RapidIO test boards receive data.
[0004] In the prior art, a method of adding a GPS time system module may be adopted, and the GPS t...