Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

White box instrumentation FPGA prototype verification method for integrated circuit safety function

A technology for prototype verification and safety functions, applied in CAD circuit design, electrical digital data processing, instruments, etc., to achieve the effect of simple and easy to see test results, improve code function and performance risks, and ensure accuracy

Active Publication Date: 2020-03-06
PLA STRATEGIC SUPPORT FORCE INFORMATION ENG UNIV PLA SSF IEU
View PDF7 Cites 2 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0007] Aiming at the verification problem of integrated circuit safety function modules, the present invention proposes a white box insertion FPGA prototype verification method for integrated circuit safety functions, which can make the insertion structure run on the FPGA prototype verification system, but does not affect the verified integration The function of the circuit hardware RTL code can intuitively reflect the security of the integrated circuit, that is, the defense effect against the insertion of hardware Trojan horses, loopholes or backdoors

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • White box instrumentation FPGA prototype verification method for integrated circuit safety function
  • White box instrumentation FPGA prototype verification method for integrated circuit safety function
  • White box instrumentation FPGA prototype verification method for integrated circuit safety function

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0043] The present invention will be further explained below in conjunction with accompanying drawing and specific embodiment:

[0044] The integrated circuit security function protection module refers to the functional module that can defend against the existence of hardware Trojan horses, loopholes or backdoors in the integrated circuit functional modules. These hardware Trojan horses, loopholes or backdoors can cooperate with the attacker to send code words from the outside to cooperate with the attack function module to achieve the attack effect. .

[0045] This implementation is carried out by taking the white-box instrumentation test of the switching chip de-collaboration module as an example. The de-coordination module is a code-changing and decoding module inserted into the cache module, which can effectively scramble user data and prevent attackers from The caching module triggers. The relationship between the coordination module and the cache module of the switching...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention belongs to the technical field of integrated circuit design verification, and discloses a white box instrumentation FPGA prototype verification method for an integrated circuit safety function. The white box instrumentation FPGA prototype verification method comprises the steps: 1, selecting a white box instrumentation point of an FPGA prototype verification system according to a logic structure of an integrated circuit safety function protection module; 2, designing a white box pile inserting structure; 3, inserting the designed instrumentation structure into a white box instrumentation point of an FPGA prototype verification system, and performing macro definition on the instrumentation structure at the white box instrumentation point; 4, building a test platform; 5, generating test excitation; and 6, injecting the test excitation into the built test platform, and performing test verification. According to the white box instrumentation FPGA prototype verification method, the instrumentation code can run on the FPGA prototype without influencing the functions of the RTL, and the security of the integrated circuit can be visually reflected, i.e., the defense effect for the instrumentation hardware Trojan horse, the vulnerability or the backdoor is achieved.

Description

technical field [0001] The invention belongs to the technical field of integrated circuit design verification, and in particular relates to a white-box FPGA prototype verification method for integrated circuit security functions. Background technique [0002] With the development of integrated circuits, the scale of the system on a chip is increasing day by day, and the system function modules are becoming more and more abundant. Many security functions are directly implemented at the hardware level. The huge design scale and complex functional applications make the design must be rigorous and compliant. The error or omission of the root connection may lead to the failure of tape-out, so the verification and testing of integrated circuits become very important, and the verification of integrated circuit security modules cannot be ignored. [0003] At present, more representative test verification methods include: functional verification based on UVM simulation verification p...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): G06F11/36G06F30/33
CPCG06F11/3652
Inventor 张文建刘勤让宋克沈剑良魏帅陈艇于洪高彦钊赵博虎艳宾
Owner PLA STRATEGIC SUPPORT FORCE INFORMATION ENG UNIV PLA SSF IEU
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products