Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Power semiconductor device dynamic electrical stress applying device and testing method

A technology of power semiconductor and application device, which is applied to the device for applying dynamic electrical stress to power semiconductor devices, the test of dynamic electrical stress of power semiconductor devices, and the field of reliability testing of power semiconductor devices, which can solve the failure of high-voltage power semiconductor devices and shorten the time Life expectancy, inability to conduct reliability tests and other issues, to achieve the effect of protecting damage and improving efficiency

Active Publication Date: 2020-07-17
SOUTHEAST UNIV +1
View PDF19 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

Among them, the hot carrier injection (Hot Carrier Injection, HCI) effect of power semiconductor devices is a very important reliability item of power semiconductor devices. The electrical characteristics such as on-resistance and saturation current degrade, shortening the life of the device
[0003] Since traditional HCI reliability tests are mainly aimed at low-voltage metal-oxide-semiconductor field-effect transistors (MOSFETs), the corresponding test equipment can only provide static electrical stress
With the development of high-voltage power semiconductor technology, more and more high-voltage power semiconductor devices are designed and manufactured. Since high-voltage power semiconductor devices often work in a state of continuous switching, if only the method of increasing the stress voltage of high-voltage power semiconductor devices , high-voltage power semiconductor devices will fail too quickly due to heat accumulation, and normal reliability testing cannot be performed

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Power semiconductor device dynamic electrical stress applying device and testing method
  • Power semiconductor device dynamic electrical stress applying device and testing method
  • Power semiconductor device dynamic electrical stress applying device and testing method

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0032] In order to facilitate the understanding of the present invention, the present invention will be described more fully below with reference to the associated drawings. A preferred embodiment of the invention is shown in the drawings. However, the present invention can be embodied in many different forms and is not limited to the embodiments described herein. Rather, these embodiments are provided so that the disclosure of the present invention will be thorough and complete.

[0033]Unless otherwise defined, all technical and scientific terms used herein have the same meaning as commonly understood by one of ordinary skill in the technical field of the invention. The terms used herein in the description of the present invention are for the purpose of describing specific embodiments only, and are not intended to limit the present invention. As used herein, the term "and / or" includes any and all combinations of one or more of the associated listed items.

[0034] It will...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention relates to a power semiconductor device dynamic electrical stress applying device. The device comprises a signal generator, an optocoupler protection module, a gate pulse driving module,a high-voltage control module and the n tested power semiconductor devices, wherein the signal generator, the optical coupler protection module and the gate pulse driving module are sequentially connected to the gates of the n tested power semiconductor devices in series; the high-voltage control module is connected with the drains of the n tested power semiconductor devices, and the sources of the n tested power semiconductor devices are grounded. The invention also relates to a power semiconductor device dynamic electrical stress test method. According to the invention, dynamic electrical stress can be applied to one or more tested power semiconductor devices at the same time; photoelectric isolation of the signal generator and a high-voltage circuit is realized through the optical coupler protection module, degradation parameters of a tested power semiconductor device are convenient to monitor, and the efficiency of hot carrier reliability test under a dynamic electrical stress condition is improved.

Description

technical field [0001] The invention relates to reliability testing of power semiconductor devices, in particular to a device for applying dynamic electrical stress to power semiconductor devices, and also to a testing method for dynamic electrical stress of power semiconductor devices, belonging to the technical field of integrated circuits. Background technique [0002] In semiconductor manufacturing, after the power semiconductor device is produced, it is generally not put into use immediately, but the reliability and actual service life of the power semiconductor device must be tested by using relevant reliability tests. Among them, the hot carrier injection (Hot Carrier Injection, HCI) effect of power semiconductor devices is a very important reliability item of power semiconductor devices. The on-resistance, saturation current and other electrical characteristics of the device are degraded, which shortens the life of the device. [0003] Since traditional HCI reliabil...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G01R31/26
CPCG01R31/2601
Inventor 刘斯扬李智超叶然卢丽孙伟锋苏巍马书嫏华晓春顾力晖林峰
Owner SOUTHEAST UNIV
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products