Unlock instant, AI-driven research and patent intelligence for your innovation.

Digital phase locked loop circuit and method therefor

A digital phase-locked loop and circuit technology, applied in digital transmission systems, electrical components, multiplexing communications, etc., can solve problems such as data loss and the inability of channels to synchronize with each other

Inactive Publication Date: 2003-07-23
SAMSUNG ELECTRONICS CO LTD
View PDF3 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

For example, when two different channels such as a basic channel commonly used in a private switching system are interconnected with an Integrated Services Digital Network (ISDN) as another network, since there is a difference between the system clock signals used by each channel, These channels cannot be synchronized with each other, so data is lost during communication

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Digital phase locked loop circuit and method therefor
  • Digital phase locked loop circuit and method therefor
  • Digital phase locked loop circuit and method therefor

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0025] figure 1 A block diagram of one embodiment of a digital PLL circuit according to the present invention is shown. exist figure 1 Among them, the 8KHz reference clock signal (REF_8KHz) provided by the external network is input to the reference clock input port (REF8K_IN) of the impulse noise suppressor 100 . The main clock signal (C16.384MHz), that is, the system clock of 16.384MHz is input to the clock input port (C16M). The system reset signal (RST) is input to the inverted reset port (RST). The reference clock output port (REF8K_OUT) is connected to the capturer 200 and the phase detector 500 .

[0026] The capturer 200 receives the action mode signal (ACT_MODE), the system reset signal (RST) and the main clock signal (C16.384MHz) from the outside, and outputs the tracking restart signal (TRACK_RESTART) to the inverter of the frequency divider 400 through the first AND gate 1. phase reset port (RST), and output a tracking enable signal (TRACK_EN) to the reverse pha...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

A digital PLL circuit having an impulse noise remover for removing an impulse noise component from an external reference clock signal and for outputting an internal reference clock signal having had noise removed therefrom. The acquisitor and the phase detector receive the internal reference signal. The acquisitor generates a reset signal according to the external reference clock signal and according to an act mode signal for synchronizing with an external system. A phase detector, which is reset by the reset signal, is operative for comparing the phase of the external reference clock signal with that of a clock signal self-divided at the same frequency as the external reference clock signal. The phase detector generates a phase detection signal. A frequency synthesizer generates a corrected clock signal, by changing the division ratio of a system clock signal according to the phase detection signal and an act clock signal, to generate a locked final output.

Description

technical field [0001] The invention relates to the field of digital communication, in particular to a digital phase-locked loop (PLL) circuit and a digital PLL method with short initial synchronization time. Background technique [0002] In order to connect two different networks, one network must be synchronized with the other network. For example, when two different channels such as a basic channel commonly used in a private switching system are interconnected with an Integrated Services Digital Network (ISDN) as another network, since there is a difference between the system clock signals used by each channel, These channels cannot be synchronized with each other, so data is lost during communication. Contents of the invention [0003] In order to solve the above-mentioned problems, an object of the present invention is to provide a digital PLL circuit for maintaining two stable systems by correcting a clock signal of one system to be synchronized with a reference clo...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): H04J3/06H04L7/00H04L7/033
CPCH04J3/0688H04L7/0083H04L7/0331
Inventor 李益镛
Owner SAMSUNG ELECTRONICS CO LTD