Digital phase locked loop circuit and method therefor
A digital phase-locked loop and circuit technology, applied in digital transmission systems, electrical components, multiplexing communications, etc., can solve problems such as data loss and the inability of channels to synchronize with each other
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment Construction
[0025] figure 1 A block diagram of one embodiment of a digital PLL circuit according to the present invention is shown. exist figure 1 Among them, the 8KHz reference clock signal (REF_8KHz) provided by the external network is input to the reference clock input port (REF8K_IN) of the impulse noise suppressor 100 . The main clock signal (C16.384MHz), that is, the system clock of 16.384MHz is input to the clock input port (C16M). The system reset signal (RST) is input to the inverted reset port (RST). The reference clock output port (REF8K_OUT) is connected to the capturer 200 and the phase detector 500 .
[0026] The capturer 200 receives the action mode signal (ACT_MODE), the system reset signal (RST) and the main clock signal (C16.384MHz) from the outside, and outputs the tracking restart signal (TRACK_RESTART) to the inverter of the frequency divider 400 through the first AND gate 1. phase reset port (RST), and output a tracking enable signal (TRACK_EN) to the reverse pha...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More 