Unlock instant, AI-driven research and patent intelligence for your innovation.

PVT self-calibration method based on high-speed asynchronous logic and SAR ADC circuit

An asynchronous logic and self-calibration technology, which is applied in analog/digital conversion calibration/testing, electrical components, electrical signal transmission systems, etc., can solve problems such as shared detection and calibration, no system global calibration, and difficulty in PVT , to achieve the effects of improved robustness, strong resistance to PVT fluctuations, and strong resistance to PVT

Active Publication Date: 2020-10-02
ZHEJIANG UNIV
View PDF6 Cites 9 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

At the same time, the current calibration of PVT is often only for a single circuit, and it is difficult to achieve shared detection and calibration of PVT. There is no solution for global calibration of the system from the perspective of quantizing PVT quantization codes.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • PVT self-calibration method based on high-speed asynchronous logic and SAR ADC circuit
  • PVT self-calibration method based on high-speed asynchronous logic and SAR ADC circuit
  • PVT self-calibration method based on high-speed asynchronous logic and SAR ADC circuit

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0048] The present invention will be further described below in conjunction with the accompanying drawings and embodiments.

[0049] The first part discloses a novel PVT calibration algorithm. The second part explains the SAR ADC circuit with PVT calibration algorithm, mainly taking the input Vpp as 2V and the reference voltage as 1.1V as an example.

[0050] figure 1 It is a block diagram of a high-speed asynchronous logic circuit based on a new PVT calibration algorithm. The function of this circuit is to generate the action clock of the comparator through asynchronous timing. The circuit includes: a monostable circuit, which is triggered by the system clock to generate a sampling clock; a logic feedback circuit, which feeds back the sampling clock and the delayed comparison completion signal, and generates a comparator clock asynchronously; a comparator, which is used to compare the differential analog input The size of the signal, output binary digital signal, complete t...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a PVT self-calibration method based on high-speed asynchronous logic and an SAR ADC circuit. According to the PVT self-calibration method, a high-speed asynchronous delay chainis selected; PVT state information of a current circuit is quantified with a small area and low power consumption cost; from the perspective of system quantization, a chip bias circuit is calibratedaccording to a PVT quantization code obtained through quantization to generate constant current, the substrate potential of a key analog circuit is controlled to achieve large-bandwidth, low-noise andhigh-speed comparison conversion and the like, and the PVT quantization code can also be used for controlling other circuits on SoC to conduct PVT calibration. According to the scheme, on the basis of maintaining the architecture of a traditional SAR ADC, the method has very high PVT fluctuation resistance, and is low in cost and high in robustness.

Description

technical field [0001] The invention relates to the field of process-voltage-temperature calibration and circuit yield rate, in particular to the field of a high-speed asynchronous SAR ADC circuit that needs built-in fixed delay feedback. Background technique [0002] Between different wafers and different batches, due to external factors such as doping, etching, and temperature in the semiconductor manufacturing process, the variation range of MOSFETs parameters is relatively large, which is the process fluctuation. At the same time, the temperature and voltage at which the circuit operates will also have an impact on the function and performance of the circuit. Generally, enough margin is left in the design of general circuits to enable the circuit to achieve functions and performance under all process-temperature-voltage combinations, which often leads to waste of resources such as power consumption. [0003] ADC is a conversion system that realizes digital quantization ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H03M1/10H03M1/38
CPCH03M1/1009H03M1/38Y02D10/00
Inventor 王思慧韩雁孙龙天倪明马孝宇屠凡孙恬静陈鹏
Owner ZHEJIANG UNIV