A Step-by-Step Multi-Threshold Voltage Cell Allocation Method Based on Timing Margin and Timing Path
A timing margin, low threshold voltage technology, applied in electrical digital data processing, instrumentation, climate sustainability, etc., can solve problems such as circuit timing that does not meet requirements, circuit power consumption is not optimally optimized, etc., to achieve optimization. Good effect, save replacement time effect
Active Publication Date: 2021-03-30
ZHEJIANG UNIV
View PDF3 Cites 0 Cited by
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
[0004] The multi-threshold voltage allocation method is a hot research issue. Improper allocation of high-threshold voltage units will lead to unsatisfactory timing of the circuit, and improper allocation of low-threshold voltage units will result in the power consumption of the circuit not being optimally optimized.
Method used
the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View moreImage
Smart Image Click on the blue labels to locate them in the text.
Smart ImageViewing Examples
Examples
Experimental program
Comparison scheme
Effect test
Embodiment Construction
[0027] combine figure 1 , the specific embodiment of the present invention includes two steps of preliminary optimization based on batch replacement and depth optimization based on point-by-point replacement:
[0028] 1) Preliminary optimization based on batch replacement
[0029] Step 1: Read in the circuit netlist and design constraints as input, and convert all combinational logic cells in the circuit into high-threshold voltage cells. Then the combinational logic unit is used as the circuit node of the first round of traversal. Get the timing margin WS of the worst timing path, and set the parameter γ, and use the values of WS and γ as the basis for judging iterations in the preliminary optimization process. The parameters α, β for step 3 are then set. Among them, the values of α, β, γ are fixed values in the iterative process, and 0<α, β, γ<1. α represents the proportion of the selected node with the worst timing margin among the target nodes. β represents the ...
the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More PUM
Login to View More Abstract
The invention discloses a step-by-step multi-threshold voltage unit allocation method based on unit timing margin and unit timing path, which belongs to the low power consumption technical field of integrated circuit design, and includes two steps: preliminary optimization based on batch replacement, and step-by-step optimization based on Deep optimization of point replacement. The preliminary optimization based on batch replacement is to batch replace a part of the nodes with the worst timing margin in the circuit with the largest fanout to units with low threshold voltage and iterate for multiple rounds. The depth optimization based on point-by-point replacement is to replace a unit in each timing path that violates the circuit in each round, and iterate until the circuit timing meets the requirements. The present invention first effectively reduces the nodes that need to be traversed in the deep optimization through the preliminary optimization based on batch replacement, and then ensures that the circuit timing meets the requirements through the deep optimization based on point-by-point replacement.
Description
technical field [0001] The invention belongs to the technical field of low power consumption of integrated circuit design, in particular to the technical field of multi-threshold voltage distribution in low power consumption design of integrated circuits. Background technique [0002] With the continuous shrinking of the process size of integrated circuits and the development of integrated circuit technology to the nanometer size, the clock frequency and integration of chips are constantly improving. At this time, speed is no longer the only goal that needs to be considered in IC design, and the impact of power consumption is becoming more and more significant. Integrated circuit power consumption is divided into dynamic power consumption and static power consumption. In the process of continuous development of integrated circuit technology nodes, the impact of static power consumption is also increasing. [0003] Multi-threshold voltage technology is an effective method to...
Claims
the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More Application Information
Patent Timeline
Login to View More Patent Type & Authority Patents(China)
IPC IPC(8): G06F30/3315
CPCG06F30/3315G06F2119/06Y02D10/00
Inventor 黄凯李鹏李立浧习伟曾祥君尹项根朱示特郑丹丹
Owner ZHEJIANG UNIV