Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Multi-head chip mounter mounting efficiency optimization method and system based on bat algorithm

A bat algorithm and efficiency optimization technology, applied in computing, computing models, instruments, etc., can solve problems such as difficult energy focus, shifting work focus, slow convergence speed, etc., to improve computing efficiency, improve accuracy, and optimize capabilities high effect

Active Publication Date: 2021-01-05
合肥安迅精密技术有限公司
View PDF10 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0005] In the actual application process, commonly used integer crossover operators include PMX (Partial-Mapped Crossover), OX (Order Crossover), PBX (Position-based Crossover), OBX (Order-Based Crossover) and CX (Cycle Crossover), etc. Through comparative tests, it is found that when these types of crossover operators are used, the search ability is not significantly improved, the convergence speed is slow, the solution is very destructive, and it is difficult to achieve the expected optimization effect.
This causes the staff to spend a lot of time on the improvement of the algorithm, and it is difficult to have more energy to focus on the actual application scenario, which shifts the focus of work to a certain extent

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Multi-head chip mounter mounting efficiency optimization method and system based on bat algorithm
  • Multi-head chip mounter mounting efficiency optimization method and system based on bat algorithm
  • Multi-head chip mounter mounting efficiency optimization method and system based on bat algorithm

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0064] In the following, the technical solution of the present invention will be described in detail through specific embodiments, and many specific details are set forth in the following description so as to fully understand the present invention. However, the present invention can be implemented in many other ways different from those described here, and those skilled in the art can make similar improvements without departing from the connotation of the present invention, so the present invention is not limited by the specific implementation disclosed below.

[0065] like Figures 1 to 9 As shown, a multi-head placement machine placement efficiency optimization method based on bat algorithm, including steps S1 to S6:

[0066] S1: Construct the main body code and hidden layer code for placement by the placement machine, the body code includes the allocation of feed slots and component placement sequences, and the hidden layer code includes the assignment of placement heads an...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a multi-head chip mounter mounting efficiency optimization method and system based on a bat algorithm. The method comprises the following steps: S1, constructing a main body code and a hidden layer code for the mounting of the chip mounter; S2, initializing a group of sequences for the main body codes by adopting a random integer coding mode to obtain an initialized population; S3, constructing a fitness function, calculating to obtain the fitness value of each bat in the initialized population, and obtaining the optimal bat position; S4, adopting Hamming distance to adjust speed updating, and associating the speed of the ith bat during t times of iteration with the current optimal bat position; S5, calculating a current bat position through position updating, wherein the current bat position is used as a locally optimal path; S6, carrying out the variation of the main body code, and circulating the steps S2 to S5 so as to obtain a global optimal path for the mounting of the chip mounter, wherein the mounting efficiency of the chip mounter is optimized; according to the multi-head chip mounter mounting efficiency optimization method and system disclosed in the invention, the calculation efficiency and the solving precision of solving the optimization problem in the mounting process are improved.

Description

technical field [0001] The invention relates to the technical field of placement devices, in particular to a method and system for optimizing the placement efficiency of a multi-head placement machine based on a bat algorithm. Background technique [0002] The placement machine is widely used in the assembly line of printed circuit boards. The production speed of an SMT production line is determined by the placement machine. Therefore, the placement machine is the core technology part of the entire production line. It has very important practical significance and engineering value to optimize the process and shorten the placement time. In the actual production process, if the placement time is too long, the solder paste printed on the PCB will fail, which will make the effect of reflow soldering worse and seriously affect the product quality. [0003] At present, the application of algorithms on the placement efficiency of multi-head arch mounters can be roughly divided int...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): H05K13/00G06N3/00
CPCG06N3/006H05K13/00
Inventor 唐学峰邵云峰李博川董宁曹桂平
Owner 合肥安迅精密技术有限公司
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products