Unlock instant, AI-driven research and patent intelligence for your innovation.

Image processing method and device and video processor

An image processing device and image processing technology, applied in the fields of image processing, image processing devices, and video processors, can solve the problems that the dual-link zoom module cannot be compatible with the single-link zoom module, instability, etc.

Pending Publication Date: 2021-03-30
XIAN NOVASTAR TECH
View PDF0 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

However, dual-link scaling modules use more than twice the resources of single-link scaling modules and are unstable, and dual-link scaling modules are not compatible with single-link scaling modules

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Image processing method and device and video processor
  • Image processing method and device and video processor
  • Image processing method and device and video processor

Examples

Experimental program
Comparison scheme
Effect test

no. 1 example

[0035] see figure 1 , which is a schematic flowchart of an image processing method provided in the first embodiment of the present invention. The image processing method can process dual-link images up to 4K*1K@60Hz, and can also process single-link images up to 1080P@60Hz. The image processing method includes, for example:

[0036] Step S1, acquiring a dual-link image;

[0037] Step S3, segmenting the dual-link image to obtain a frame-synchronized first single-link image and a second single-link image;

[0038] Step S5, performing scaling processing on the first single-link image to obtain a first scaled image;

[0039] Step S7, performing scaling processing on the second single-link image to obtain a second scaled image; and

[0040] Step S9, splicing the first scaled image and the second scaled image to obtain a target image.

[0041] Wherein, when the single-link image is received in step S1, the single-link image may be directly scaled.

[0042] Wherein, in the step...

no. 2 example

[0070] see Figure 10 , which is a block diagram of an image processing device provided in the second embodiment of the present invention, the image processing device 100 may be a software function module, and the image processing device 100 includes, for example:

[0071] Obtaining module 10, for obtaining dual-link images;

[0072] A segmentation module 30, configured to segment the dual-link image to obtain a frame-synchronized first single-link image and a second single-link image;

[0073] The first single-link scaling module 50 is configured to perform scaling processing on the first single-link image to obtain a first scaled image;

[0074] The second single-link scaling module 70 is configured to perform scaling processing on the second single-link image to obtain a second scaled image; and

[0075] The splicing module 90 is configured to splice the first scaled image and the second scaled image to obtain a target image.

[0076] see Figure 11 , in one embodiment,...

no. 3 example

[0087] see Figure 12 , which is a schematic structural diagram of a video processor provided in the third embodiment of the present invention. The video processor 200 includes, for example, a programmable logic device 210 and a controller 230 electrically connected to the programmable logic device 210 .

[0088] Wherein, the controller 230 may be an MCU (Microcontroller Unit, micro control unit) device or an embedded processor, etc., for: providing configuration parameters to the programmable logic device 210, the configuration parameters including the division value M 1 and M 2 , the configuration parameter may also include a scaling ratio.

[0089] Wherein, the programmable logic device 210 may be an FPGA device, which is used to: obtain the dual-link image and the configuration parameters, according to the segmentation value M 1 and M 2 Segmenting the dual-link image to generate a frame-synchronized first single-link image and a second single-link image, and scaling the...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The embodiment of the invention discloses an image processing method and device and a video processor. The image processing method comprises the following steps: acquiring a double-link image; segmenting the double-link image to obtain a first single-link image and a second single-link image with synchronous frames; zooming the first single-link image to obtain a first zoomed image; performing thesame zooming processing on the second single-link image to obtain a second zoomed image; and splicing the first path of zoomed image and the second path of zoomed image to obtain a target image. A double-link image is segmented into single-link signals, so that the double-link image is zoomed by adopting a single-link zooming module.

Description

technical field [0001] The present invention relates to the technical field of display control, in particular to an image processing method, an image processing device and a video processor. Background technique [0002] At present, the video resolution has increased from 1080P to 4K*1K. If the resolution is still improved by changing the pixel clock, the clock frequency of 4K*1K resolution will be as high as 300MHz; however, the current mainstream FPGA (Field Programmable Gate Array , Field Editable Logic Gate Array) devices cannot handle such a high-speed video signal, and increase the transmission bandwidth by increasing the data bit width without increasing the clock frequency, so the 4K*1K resolution adopts each pixel clock There is a dual-link transmission method with two effective pixels. [0003] Currently, a dual-link signal with a resolution of 4K*1K needs to be scaled by a dual-link scaling module. However, the dual-link scaling module uses more than twice the r...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): G06T3/40
CPCG06T3/40G06T3/4038
Inventor 吴郎周晶晶
Owner XIAN NOVASTAR TECH