Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

High-speed ADC parallel-serial conversion circuit

A serial conversion and circuit technology, which is applied in the field of high-speed ADC parallel-serial conversion circuit, can solve the problems of high production cost and large occupied area, and achieve the effect of reducing circuit power consumption, circuit area and power consumption

Pending Publication Date: 2021-05-28
安徽芯纪元科技有限公司
View PDF0 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

In the implementation of the existing parallel-to-serial conversion circuit, when n channels of parallel data are input, n flip-flops and n switches need to be consumed; when the ADC is m-bit, n*m flip-flops and n*m switches need to be consumed A switch has the disadvantages of large occupied area and high manufacturing cost

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • High-speed ADC parallel-serial conversion circuit
  • High-speed ADC parallel-serial conversion circuit
  • High-speed ADC parallel-serial conversion circuit

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0019] A high-speed ADC parallel-to-serial conversion circuit, including a clock reset management unit, n timing control units and data selection output units, this embodiment takes n=4 as an example, and the specific structure refers to figure 1 .

[0020] The clock reset management unit CRMU provides clock signals and reset signals for each timing control unit, and its clock block diagram is as follows figure 2 As shown, the main clock Clk is divided by 4 and phase-shifted to generate channel working clocks clk_dig_master_ch1, clk_dig_master_ch2, ​​clk_dig_master_ch3, and clk_dig_master_ch4 corresponding to the four timing control units. The four channel working clocks are divided by 2 to generate clk_dig_sar_i_ch1, clk_dig_sar_i_ch2, ​​clk_dig_sar_i_ch3, clk_dig_sar_i_ch4; after 2 frequency division and inversion, clk_dig_sar_q_ch1, clk_dig_sar_q_ch2, ​​clk_dig_sar_q_ch3, clk_dig_ch4sar_q are generated.

[0021] The channel working clocks of each timing control unit have ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention provides a high-speed ADC parallel-serial conversion circuit, which comprises a clock reset management unit, n time sequence control units and a data selection output unit, and is characterized in that the clock reset management unit provides a clock signal and a reset signal for each time sequence control unit; each time sequence control unit is used for sampling, correcting and interleaving output of i-path data and q-path data in the respective channel, and the data selection output unit is used for interleaving and outputting the sampling data of each channel according to the output time sequence of the data of each channel. According to the parallel-serial conversion circuit, parallel-serial conversion from multi-path parallel m-bit data to single-path m-bit data can be achieved, conversion from a low sampling data rate to a high sampling data rate is completed, and compared with an implementation mode of an existing parallel-serial conversion circuit, the circuit area and power consumption are effectively reduced.

Description

technical field [0001] The invention relates to the technical field of parallel-serial conversion circuits, in particular to a high-speed ADC parallel-serial conversion circuit based on a synchronous sequential logic circuit. Background technique [0002] The rapid development of computer technology, communication technology and microelectronic technology has greatly promoted the development of ADC technology. As a key component of the interface between analog and data, ADC is widely used in various fields and plays an important role in information technology. ADC, like a computer, has experienced a development process from low speed to high speed. ADC low-speed (conversion time greater than 300us) structure has integral type, ramp type, tracking type; ADC medium-speed (conversion time is 1-300us) structure has successive approximation type; ADC high-speed (conversion time is less than 1us) structure has flicker type, partitioned, and high-resolution sigma-delta structures...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): H03M9/00
CPCH03M9/00
Inventor 王媛李冬胡孔阳莫啸章钰刘先博
Owner 安徽芯纪元科技有限公司
Features
  • Generate Ideas
  • Intellectual Property
  • Life Sciences
  • Materials
  • Tech Scout
Why Patsnap Eureka
  • Unparalleled Data Quality
  • Higher Quality Content
  • 60% Fewer Hallucinations
Social media
Patsnap Eureka Blog
Learn More

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2025 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com