Method for optimizing access efficiency of DDR4 SDRAM in FPGA

Abstract

The invention relates to a DDR4SDRAM access technology, and discloses a method for optimizing access efficiency of a DDR4 SDRAM in an FPGA. The method comprises the following steps that: S1, DDR4SDRAM access command of a user are input into a preprocessing module; S2, the preprocessing module sorts the input access commands according to sorting rules to form new command queues, then the new command queues are sequentially sent to the DDR4SDRAM, the preprocessing module is added in an FPGA system to sort the access commands of the user, the access commands with the same Row address in the same bank are classified into the same group, and then the pre-processing module sends access commands to the DDR4SDRAM group by group, so that only one activation action is needed when the DDR4SDRAM receives the access commands of the command group with the same Row address, and the operation of continuously opening and closing rows caused by continuously switching the Row address due to address randomness is saved.

Description

technical field [0001] The invention relates to the technical field of DDR4 SDRAM access, in particular to a DDR4 SDRAM access efficiency optimization method in FPGA. Background technique [0002] With the continuous development of semiconductor technology, FPGA chips have gradually been widely used in artificial intelligence, big data analysis, cloud computing, network communication, image processing, robotics, chip verification and many other fields, and are even replacing CPU and GPU in a few fields Or the position of DSP becomes the dominant chip. DDR4 SDRAM is the most widely used RAM-type dynamic random access memory in the current electronic system architecture, and it is also widely used in FPGA systems because of its large storage capacity and fast access speed. In addition to training the IO parameters of the DDR4 SDRAM chip and configuring the chip control registers and other initialization work after power-on, the access control of the DDR4 SDRAM chip also needs...

AI Technical Summary

Problems solved by technology

[0004] However, user designs on many occasions require random access to DDR4 SDRAM. The access address is random, and it will inevitably switch the access row (Row) frequently, which will greatly reduce the access efficiency of DDR4 SDRAM. At the same time, the design itself It also requires DDR4 SDRAM to have a higher access efficiency

Images