Integrated memory cell and memory array
A technology of storage unit and storage transistor, which is applied in the field of memory, can solve the problem of unreliable data transfer, achieve high reliability, reduce production cost, and save the overall area
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Example Embodiment
[0041] As a preferred embodiment of the present invention, the first inverter 101 includes a first PMOS tube 1011 and a first NMOS tube 1012, the first PMOS tube 1011 source connection programming erase voltage end VPP, The drain of the first PMOS tube 1011 is connected to the drain of the first NMOS tube 1012, and the gate of the first PMOS tube 1011 connects the gate of the first NMOS tube 1012, the first NMOS tube 1012. The source grounded. The second inverter 102 includes a second PMOS tube 1021 and a second NMOS tube 1022, the source of the second PMOS tube 1021 connects the programming erase voltage end VPP, the leakage of the second PMOS tube 1021 The drain of the second NMOS tube 1022 is electrically connected, the gate of the second PMOS tube 1021 connects the gate of the second NMOS tube 1022, the source of the second NMOS tube 1022, and the first The gate of the NMOS tube 1012 is connected to the first input of the non-volatile memory unit 2, and the gate of the second ...
PUM
Abstract
Description
Claims
Application Information
- R&D Engineer
- R&D Manager
- IP Professional
- Industry Leading Data Capabilities
- Powerful AI technology
- Patent DNA Extraction
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic.
© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap