Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

SOC (system on chip) simulation verification method and device, verification server and storage medium

A verification server and simulation verification technology, which is applied in the field of SOC verification test, can solve the problems of long loading time, low communication rate between emulator and simulation verification equipment, waiting in line, etc., so as to save hardware equipment cost, shorten verification test time, reduce The effect of labor intensity

Pending Publication Date: 2021-11-16
KYLAND TECH CO LTD
View PDF0 Cites 4 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

However, the above two methods need to run the verification program directly on the simulation verification device. The simulation verification device as a whole adopts the method of CPU equal-ratio frequency reduction to realize the simulation of the SOC module logic. The real speed of the CPU operation is only about 1MHz. Long time to complete verification
And it needs to monopolize all hardware resources. In one environment, only serial time-sharing verification can be done. Users responsible for different module tests need to wait in line, and the test efficiency is low.
Among them, the emulator needs to rely on the support of the I / O board, and the simulation verification device itself has a low simulation rate, resulting in a low communication rate between the emulator and the simulation verification device, and the loading of the verification program takes a long time; and the simulation verification device The method of loading the verification program in the background requires format conversion of the verification program file, and the simulation verification device needs to be restarted each time the verification program file is loaded, the overall loading is cumbersome and the loading time is longer

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • SOC (system on chip) simulation verification method and device, verification server and storage medium
  • SOC (system on chip) simulation verification method and device, verification server and storage medium
  • SOC (system on chip) simulation verification method and device, verification server and storage medium

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0026] The present invention will be further described in detail below in conjunction with the accompanying drawings and embodiments. It should be understood that the specific embodiments described here are only used to explain the present invention, but not to limit the present invention. In addition, it should be noted that, for the convenience of description, only some structures related to the present invention are shown in the drawings but not all structures.

[0027] Figure 1b It is a flow chart of a system-on-chip SOC simulation verification method provided by an embodiment of the present invention. The method can be executed by a system-on-chip SOC simulation verification device. The device can be configured on a verification server, and the verification server is installed with an operation system, and the method can be applied to the scenario where multiple users perform verification tests on the SOC module on the simulation verification device in parallel.

[002...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The embodiment of the invention provides a system-on-chip (SOC) simulation verification method and device, a verification server and a storage medium, the method is applied to the verification server, an operating system is installed in the verification server, and the method comprises the following steps: loading a driver of a whole module of SOC equipment in simulation verification equipment, establishing a verification environment through the driving of the whole module of the SOC equipment; and when at least one verification instruction for the SOC module is received, running a verification program corresponding to the verification instruction, so as to complete the operation of the SOC module in the simulation verification equipment through the driving of the whole module of the SOC equipment to verify the SOC module. According to the technical scheme provided by the embodiment of the invention, the verification efficiency can be improved, the verification program loading time can be shortened, multi-user parallel verification can be supported, and system-level combined verification can be supported.

Description

technical field [0001] The embodiments of the present invention relate to the technical field of SOC verification testing, and in particular to a system on chip SOC simulation verification method, device, verification server and storage medium. Background technique [0002] With the development of information technology and semiconductor technology, consumer electronic products are increasingly miniaturized, with increasingly complex functions, more and more supported interfaces, and lower power consumption. The main factor driving this change is the System on Chip (System on Chip) on a Chip, SoC) technology development. SoC refers to the integration of a complete system on a single chip. The current chip manufacturing technology is sufficient to integrate multiple processor cores, controllers and acceleration engines on a chip the size of a fingernail. compared to personal computers. SoC completes so many functions that the internal structure of the chip is very complicat...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): G06F30/398G06F30/331G06F115/02
CPCG06F30/398G06F30/331G06F2115/02
Inventor 熊新永吕志勇
Owner KYLAND TECH CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products