Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Multi-core processing device and power consumption control method thereof

A technology of processing device and power consumption control, applied in the direction of electrical digital data processing, digital data processing components, instruments, etc., can solve the problems of capacitor packaging, large occupation area, easy to miss time points, etc., to reduce the overall power consumption , reduce the voltage drop, improve the processing frequency and the effect of performance

Active Publication Date: 2022-05-06
METAX INTEGRATED CIRCUITS (SHANGHAI) CO LTD
View PDF3 Cites 2 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

However, the post-event feedback control method can easily miss the time point when feedback is needed, and cannot effectively reduce the voltage drop problem of super-large chips; a large number of capacitors will lead to capacitor packaging problems; and multi-core asynchronous circuits with different frequencies are complicated to design , each processing core has a huge number of connections, occupies a large area, and requires extremely high engineering realization

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Multi-core processing device and power consumption control method thereof
  • Multi-core processing device and power consumption control method thereof
  • Multi-core processing device and power consumption control method thereof

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0070] The technical solutions of the present application will be clearly and completely described below through the embodiments and in conjunction with the accompanying drawings, but the present application is not limited to the embodiments described below. Based on the following embodiments, all other embodiments obtained by persons of ordinary skill in the art without creative efforts fall within the protection scope of the present application. For clarity, parts irrelevant to describing the exemplary embodiments are omitted in the drawings.

[0071] It should be understood that terms such as "comprising" or "having" in this application are intended to indicate the existence of features, numbers, steps, acts, components or combinations thereof disclosed in this specification, and do not exclude one or more other features. , numbers, steps, actions, parts, or combinations thereof exist or are added to. "Multiple" in this application can usually be interpreted as two or more...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The embodiment of the invention discloses a multi-core processing device and a power consumption control method thereof. The device obtains the workload of each of one or more single-instruction multi-thread processing units in a power consumption adjustment period through a power consumption control unit, and judges whether the workload of each of the one or more single-instruction multi-thread processing units in the power consumption adjustment period is smaller than a power consumption adjustment threshold value or not; when the working load of any one single-instruction multi-thread processing unit in one or more single-instruction multi-thread processing units in one power consumption adjusting period is smaller than a power consumption adjusting threshold value, at least part of thread bundles in the any one single-instruction multi-thread processing unit are indicated to execute a power consumption adjusting instruction; therefore, the workload of any single-instruction multi-thread processing unit is increased. According to the embodiment of the invention, the multi-core processing device can be ensured to maintain relatively stable current and voltage during an effective working period, and the problem of voltage prompt drop in the multi-core processing device is reduced, so that the overall power consumption of a chip is reduced, and the processing frequency and performance are improved.

Description

technical field [0001] The present application relates to the field of processor power management, in particular, to a multi-core processing device and a method for controlling power consumption thereof. Background technique [0002] Currently, a serious voltage droop problem occurs in multi-core processing chips such as CPU and GPU. In a multi-core processing chip, multiple or even all processing cores are often waiting for the same data or instruction. When all processing cores enter a dormant state, the chip workload will drop sharply and the voltage will rise sharply; once waiting for a certain clock After a cycle, data or instructions are returned to all processing cores simultaneously within a predetermined clock cycle, and all processing cores will enter the highest workload within a predetermined clock cycle, the current rises sharply in a short time, and the voltage drops sharply in a short time, This phenomenon is called the voltage droop problem. The voltage dro...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G06F1/329
CPCG06F1/329Y02D10/00
Inventor 李颖
Owner METAX INTEGRATED CIRCUITS (SHANGHAI) CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products