Preparation method of mesa of optoelectronic device and etching structure of mesa type optoelectronic device
An optoelectronic device and mesa-type technology, applied in the field of infrared detectors, can solve the problems of inconsistent etching depth of imaging elements, reduction of effective area affecting the final performance of the product, lateral corrosion of the etching area, etc.
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
preparation example Construction
[0027] The invention provides a preparation method of an optoelectronic device mesa and an etching structure of the mesa-type optoelectronic device. In the preparation method of the optoelectronic device mesa of the present invention, when the etching spacing of different etching regions in the etching structure of the electronic device mesa is different, the etching load structure 2 is added in the large spacing etching region 8 with a large etching spacing, The large etching spacing is separated into at least two sub-etching regions 7 by the etching load structure, and the width A of the sub-etching regions 7 is equal to or close to the small etching spacing H between the mesa lithography units 1 with small etching spacing , in this way, in different regions, the distance between the mesa lithography units, the distance between the mesa lithography unit and the etching load structure is equal to or close to the small etching distance H, thereby eliminating the etching distanc...
Embodiment 1
[0030] like Figure 1 to Figure 5 As shown, for the sake of simplicity, a 3×3 pixel array in the active area of the chip is taken as an example, and the distance D between adjacent chips 5 is greater than 5um. like figure 1 and figure 2 As shown, firstly, photolithography is performed on the superlattice material wafer 3, wherein the distance H between the pixels of the pixel array is 2um, and the photolithography is performed simultaneously between two adjacent dies as the etching load structure 2. Load pattern array, the graphics unit 6 in the load pattern array is a long strip of 1umx2um, when the lithography load pattern is composed of multi-column and / or multi-row graphics units 6, the adjacent graphics unit spacing A and pixel 1 The spacing H is equal to 2um, the spacing A between the graphic unit 6 and the adjacent pixel is consistent with the spacing H between the pixels, which is also 2um, and the width B of the graphic unit is less than or equal to the wet hair ...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More 


