Patents
Literature
Patsnap Copilot is an intelligent assistant for R&D personnel, combined with Patent DNA, to facilitate innovative research.
Patsnap Copilot

38results about How to "Consistent etch rate" patented technology

ITO-Ag-ITO etching liquid for AM-OLED display screen and preparation method

The invention discloses ITO-Ag-ITO etching liquid for an AM-OLED display screen and a preparation method. The etching liquid is prepared from phosphoric acid, acetic acid, nitric acid, additives, surfactants and pure water. The preparation method of the etching liquid comprises the steps that the rotating speed of a stirrer of a dosing tank is kept at normal temperature and pressure, the pure water, the phosphoric acid, the acetic acid, the nitric acid, the additives, the surfactants and the balance pure water are sequentially added into the dosing tank, and after full stirring is conducted, the ITO-Ag-ITO etching liquid is prepared by introducing a fully-stirred mixture into a filter for filtration. According to the ITO-Ag-ITO etching liquid for the AM-OLED display screen and the preparation method, the ITO-Ag-ITO etching liquid is small in particle size and high in purity, the etching rate to different metal is basically the same, and reaction is stable; the etching rate can be controlled by adjusting the concentrations of the phosphoric acid and the nitric acid, the surface of a substrate etched through the etching liquid is clean and tidy, residues do not exist, the intermetallic layering phenomenon does not exist, remaining lines are flat and smooth, and the etching angle is kept between 70 degrees to 90 degrees.
Owner:JIANGYIN RUNMA ELECTRONICS MATERIAL

Semiconductor device forming method

The invention provides a semiconductor device forming method. The method comprises steps: a substrate with a first area and a second area is provided, a first pseudo gate is formed on part of the substrate in the first area, a second metal gate is formed on part of the substrate in the second area, an interlayer dielectric layer is also formed on the surface of the substrate in the first area and in the second area, and the interlayer dielectric layer coats the side wall surface of the first pseudo gate and the side wall surface of the second metal gate; a synchronous pulse etching process is adopted to etch and remove the first pseudo gate, and a first opening is formed in the interlayer dielectric layer in the first area; a synchronous pulse method is adopted to carry out etching post-treatment on the first opening, and the treatment gas for the etching post-treatment comprises a carbon tetrafluoride gas; and a first metal gate filling the first opening is formed. The etched and removed thickness of the interlayer dielectric layer is small, the etched and removed thicknesses of the interlayer dielectric layer in a graph sparse area and a graph intensive area are consistent, and the electrical performance of the semiconductor device is thus improved.
Owner:SEMICON MFG INT (SHANGHAI) CORP

Method of forming semiconductor device

The invention provides a semiconductor device forming method. The method comprises steps: a substrate with a first area and a second area is provided, a first pseudo gate is formed on part of the substrate in the first area, a second metal gate is formed on part of the substrate in the second area, an interlayer dielectric layer is also formed on the surface of the substrate in the first area and in the second area, and the interlayer dielectric layer coats the side wall surface of the first pseudo gate and the side wall surface of the second metal gate; a synchronous pulse etching process is adopted to etch and remove the first pseudo gate, and a first opening is formed in the interlayer dielectric layer in the first area; a synchronous pulse method is adopted to carry out etching post-treatment on the first opening, and the treatment gas for the etching post-treatment comprises a carbon tetrafluoride gas; and a first metal gate filling the first opening is formed. The etched and removed thickness of the interlayer dielectric layer is small, the etched and removed thicknesses of the interlayer dielectric layer in a graph sparse area and a graph intensive area are consistent, and the electrical performance of the semiconductor device is thus improved.
Owner:SEMICON MFG INT (SHANGHAI) CORP
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products