Compiler design implementation method based on risc-v

A technology of risc-v and implementation method, which is applied in the field of compiler design and can solve problems such as compiler performance loss

Pending Publication Date: 2022-05-27
厘壮信息科技(苏州)有限公司
View PDF0 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

On the one hand, high performance is always the main research direction of compiler design; on the other hand, low power consumption and high reliability design me...

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Compiler design implementation method based on risc-v
  • Compiler design implementation method based on risc-v
  • Compiler design implementation method based on risc-v

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0062] It should be understood that the specific embodiments described here are only used to explain the present invention, not to limit the present invention.

[0063] S1: Design and construct a PE calculation unit, which includes a floating-point quantization unit, a multiply-accumulate unit, and a register.

[0064] In the S1 step, the floating-point quantization unit in the PE calculation unit is designed and constructed, including:

[0065] The floating-point quantization unit performs quantization processing on the floating-point numbers calculated in the multiply-accumulate unit in real time, and the formula of the floating-point quantization processing is:

[0066]

[0067]

[0068] in:

[0069] float represents the floating-point number calculated in the multiply-accumulate unit, and the precision of the floating-point number is FLOAT32;

[0070] INT represents the quantization result of the floating-point number float by the floating-point quantization unit, ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention relates to the technical field of compiler design, and discloses a risc-v-oriented compiler design implementation method, which comprises the steps of designing and constructing a PE calculation unit which comprises a floating-point number quantization unit, a product accumulation unit and a register; constructing a two-dimensional systolic array based on a PE calculation unit; expanding the constructed two-dimensional systolic array, and taking the expanded two-dimensional systolic array as a compiling calculation module of a compiler; and the compiler receives original data and a compiling operation instruction, and performs calculation and storage of the data by utilizing a compiling calculation module. According to the method, design and construction of the compiler are achieved based on the risc-v instruction set, the designed compiler can achieve parameter calculation of the neural network based on the multiple PE calculation units, the designed compiler quantifies the calculation result in real time, the compiling calculation speed is increased, and the calculation efficiency is improved. And the compilation calculation module based on the double-cache mechanism can improve the throughput of the calculation equipment and reduce the idle time of the PE calculation unit.

Description

technical field [0001] The invention relates to the technical field of compiler design, in particular to a risc-v-oriented compiler design and implementation method. Background technique [0002] High performance, low power consumption, and high reliability have become the development trend of compilers. On the one hand, high performance is always the main research direction of compiler design; on the other hand, low power consumption and high reliability design methods will cause a certain performance loss to the compiler. How to achieve low power consumption and high Reliable design has also become a key issue in compiler design. [0003] At the same time, as deep learning technology has entered and began to affect people's lives, mobile terminals, embedded systems, single-chip microcomputers, and various AI accelerators are all important hardware platforms for deep learning applications. Different platforms usually have different functions and features. It is very diffi...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
IPC IPC(8): G06F9/302G06F9/30G06N3/04G06N3/063
CPCG06F9/30014G06F9/30112G06N3/063G06N3/045Y02D10/00
Inventor 蔡斌葛云生丁赟张立志李斌徐培欣吴静
Owner 厘壮信息科技(苏州)有限公司
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products