Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Semiconductor packaging device and preparation method thereof

A technology for packaging devices and semiconductors, which is applied in semiconductor devices, semiconductor/solid-state device manufacturing, semiconductor/solid-state device components, etc. It can solve problems that affect the electrical connection between chips and other functional layers, easy delamination, and rough plastic sealing layer materials. , to achieve the effects of reducing the probability of delamination between other functional layers and the surface of the device, stabilizing the electrical connection, and improving the bonding force

Pending Publication Date: 2022-06-07
NANTONG TONGFU MICROELECTRONICS CO LTD
View PDF0 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

However, the material of the plastic seal layer formed by epoxy molding compound is relatively rough, and the surface flatness is low. When the plastic seal body is further processed later, the interface stability of the combination of other functional layers and the plastic seal layer is not enough, which makes the other functional layers and the plastic seal layer easy to delaminate. , affecting the electrical connection between the chip and other functional layers, thus reducing the reliability of semiconductor packaged devices

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Semiconductor packaging device and preparation method thereof
  • Semiconductor packaging device and preparation method thereof
  • Semiconductor packaging device and preparation method thereof

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0053] The technical solutions in the embodiments of the present application will be clearly and completely described below with reference to the drawings in the embodiments of the present application. Obviously, the described embodiments are only a part of the embodiments of the present application, but not all of the embodiments. Based on the embodiments in the present application, all other embodiments obtained by persons of ordinary skill in the art without creative efforts shall fall within the scope of protection of the present application.

[0054] see figure 1 , figure 1 This is a schematic flowchart of an embodiment of a method for manufacturing a semiconductor package device of the present application, and the method includes the following steps.

[0055] Step S11, providing a first package body, the first package body includes a chip, a first conductive column and a protective layer, the chip has a first main surface and a second main surface arranged oppositely, t...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a semiconductor packaging device and a preparation method thereof, and belongs to the technical field of semiconductor packaging. The preparation method comprises the steps that a first packaging body is provided, the first packaging body comprises a chip, first conductive columns and a protection layer, the chip is provided with a first main surface and a second main surface which are oppositely arranged, the first main surface is provided with a plurality of chip electrodes, the first conductive columns are located at the positions of the chip electrodes and electrically connected with the corresponding chip electrodes, and the protection layer is arranged on the first conductive columns; the protective layer covers the first conductive column; forming a first plastic packaging layer which covers the first packaging body from one side of the first main surface, and exposing the second main surface from the first plastic packaging layer; removing part of the first plastic package layer and part of the protective layer from one side of the first main surface, so that one end, far away from the chip, of the first conductive column is exposed from the protective layer and the first plastic package layer; and the flatness of the surface of one side of the protective layer deviating from the chip is greater than that of the surface of one side of the first plastic packaging layer deviating from the chip. The reliability of the semiconductor packaging device can be improved.

Description

technical field [0001] The present application relates to the technical field of semiconductor packaging, and in particular, to a semiconductor packaging device and a preparation method thereof. Background technique [0002] When packaging a semiconductor chip, a plastic encapsulation process is usually used, that is, the chip is embedded in an epoxy molding compound (EMC). However, the material of the plastic sealing layer formed by the epoxy molding compound is relatively rough and the surface flatness is low. When the plastic sealing body is further processed, the interface stability of the combination of other functional layers and the plastic sealing layer is not enough, which makes the other functional layers and the plastic sealing layer easy to delaminate. , affecting the electrical connection between the chip and other functional layers, thereby reducing the reliability of the semiconductor package device. SUMMARY OF THE INVENTION [0003] The main technical prob...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H01L21/56H01L21/78H01L23/48H01L25/07
CPCH01L21/561H01L23/481H01L21/568H01L25/072H01L21/78H01L2224/18
Inventor 李尚轩仇阳阳庄佳铭
Owner NANTONG TONGFU MICROELECTRONICS CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products