Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Dummy error addition circuit

An error, emulation technique for electrical components, error prevention, transmission modification based on link quality, etc.

Inactive Publication Date: 2001-12-05
KENWOOD CORPORATION +1
View PDF0 Cites 2 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

However, no such simulated error adding circuit has been

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Dummy error addition circuit
  • Dummy error addition circuit
  • Dummy error addition circuit

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0017] The simulation error adding circuit of the present invention will be described below according to an embodiment.

[0018] 1 is a block diagram showing the structure of a simulation error addition circuit according to an embodiment of the present invention, and is configured to correspond to 8PSK modulated by quadrature phase shift keying (PSK) according to an embodiment of the present invention. modulation, QPSK modulation and BPSK modulation as examples to illustrate.

[0019] The purpose of the artificial error adding circuit according to the embodiment of the present invention is to take PSK modulation symbol data as an object, and output modulation symbols randomly added with artificial errors. In digital broadcasting employing the above-mentioned hierarchical transmission system, an error correction code as an outer code is added to and interleaved with information signals for broadcasting such as voice signals and data signals, and a convolutional code as an inner...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

A dummy error addition circuit for adding a dummy error to an orthogonal modulation symbol data, wherein a value based on a specified bit error rate is loaded to count clock signals at a counter(11), a carrier of the counter(11)stores outputs from a PN data generator(21)in a shift register(22), outputs from a PN comparison circuit(3)when stored data agree with count values of the counter(11)are recognized as error pulses, a bit selector(40)randomly selects, on receiving error pulses and based on outputs from a PN data generator(41), bits to which to add errors in an orthogonal modulation data, e.g. a PSK modulation symbol data, at intervals based on a bit error rate, and bits selected from the orthogonal modulation data are inverted in a bit inversion circuit(5)for outputting to thereby add errors.

Description

technical field [0001] The present invention relates to a kind of emulation error adding device, more specifically, relate to a kind of emulation error adding circuit, it can generate a bit error that occurs in the transmission path in an analog way, and is used for decoding the decoder of quadrature modulation signal performance testing. Background technique [0002] In digital broadcasting, it is a hierarchical transmission method that combines multiple transmission methods with different reception carrier C / N ratios, such as a type of time multiplexing using m-phase phase shift keying (PSK) modulation Hierarchical transmission schemes are well known. This approach allows stable digital signal transmission, but is necessarily affected by noise due to bit errors in the case of deterioration of the carrier C / N ratio in the transmission path. [0003] Therefore, in order to test the performance of a decoder in a digital broadcast receiver, a simulated error adding circuit i...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H04L27/22H04L1/00H04L1/24
CPCH04L1/241H04L1/0003H04L1/00
Inventor 石原健一白石宪一新城壮一堀井昭浩
Owner KENWOOD CORPORATION
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com