Unlock instant, AI-driven research and patent intelligence for your innovation.

Initializing setting method of dynamic rondom access storage

A technology of dynamic random access and setting method, which is applied in static memory, memory system, digital memory information and other directions, and can solve problems such as failure to initialize memory chips at the same time, memory initialization failure, etc.

Active Publication Date: 2005-03-02
VIA TECH INC
View PDF0 Cites 3 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0006] However, when the two memory chips do not have a common usable operating frequency or access latency, conventional techniques cannot successfully initialize all memory chips at the same time
Furthermore, if the SPD of the memory chip does not match its hardware, but the BIOS still sets the operating parameters of the memory chip according to the wrong SPD information, it will also cause memory initialization failure.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Initializing setting method of dynamic rondom access storage
  • Initializing setting method of dynamic rondom access storage

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0021] refer to figure 1 , figure 1 Represents a block diagram of a computer system. The computer system 10 includes a processor 12 , a high-speed memory 14 (cache memory), a memory controller 16 , an I / O chipset 17 and I / O interfaces ( 18A˜ 18D ), and is coupled to the above devices via a bus 19 . The memory controller 16 is coupled to the memories 20A and 20B. Generally speaking, the memories 20A and 20B are respectively inserted into two dual in-line memory modules (Dual In-line Memory Modules, DIMMs).

[0022] As mentioned above, when the system is powered on, memory initialization must be performed. When the memory controller is coupled with multiple memories, it is necessary to perform a unified setting for the operating frequency of the memory and the access latency (CAS latency, CL) required for a row on the memory. .

[0023] figure 2 It is a flow chart showing the operation of the method for initializing and setting the DRAM according to the embodiment of the ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The DRAM initializing setting method is suitable for several DRAMs. The DRAMs are initialized based on the preset initial parameters and number of the DRAMs is detected to obtain the first number. The optimized initial parameters are then set based on the hardware information of the DRAMs, and the DRAMs are re-initialized based on the optimized initial parameters. The number of the DRAMs is detected again to obtain the second number, and if the second number is smaller than the first number, the initial parameters for initializing the DRAMs are changed.

Description

technical field [0001] The present invention relates to a dynamic random access memory (DRAM) initialization setting method, in particular to a setting method for initializing multiple dynamic random access memories with different hardware information. Background technique [0002] The main components of a computer system include a central processing unit (CPU), a chipset (Chipset), a memory controller (Memory Controller) and a bus (bus). The central processing unit handles most computer work. Chipset (Chipset) supports the operation of the CPU. Usually chipsets include several controllers to regulate the transfer of data between the processor and other parts of the system. The memory controller (Memory Controller) is a part of the chipset and is responsible for establishing the information transmission between the memory and the central processing unit. The bus (bus) is the data path in the computer, including several parallel circuit lines connecting the central process...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): G06F11/22G06F12/00G11C11/4072
Inventor 朱修明何宽瑞吴宗哲
Owner VIA TECH INC