Packet reception control device and method

A technology for receiving control and data packets, applied in data exchange networks, digital transmission systems, electrical components, etc., and can solve problems such as difficulty in fixing emergency processing time periods.

Inactive Publication Date: 2006-04-05
PANASONIC CORP
View PDF2 Cites 9 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

Therefore, it is difficult to fix such an emergency processing time period

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Packet reception control device and method
  • Packet reception control device and method
  • Packet reception control device and method

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0145] Fig. 1 is a block diagram of a packet communication system according to Embodiment 1 of the present invention. The packet communication system of FIG. 1 includes a memory 8 and a semiconductor integrated circuit 10 . The semiconductor integrated circuit 10 includes a communication section 2 , a processor 4 and a packet reception control device 100 . For example, processor 4 may be a CPU or a digital signal processor (DSP).

[0146] The communication section 2 transmits a packet to or receives a packet from the network, and outputs the received packet (reception packet) to the reception control device 100 . In addition, the communication section 2 also transmits or receives packets of data to or from the processor 4 and the memory 8 via the bus 6 as needed.

[0147] The packet reception control device 100 outputs the packet received from the communication section 2 to the memory 8 through the bus 6 . Processor 4 reads the data packets from memory 8 . The packet recep...

Embodiment 2

[0175] Fig. 6 is a block diagram of a data packet reception control device according to Embodiment 2 of the present invention. The packet reception control device 200 of FIG. 6 includes a load detection section 220 and a reception notification section 270 as a reception control section. The data packet reception control device 200 is used to replace the data packet reception control device 100 in the data packet communication system of FIG. 1 .

[0176] The load detection section 220 includes a timer counter 222 , a monitoring section 224 and a load calculation section 228 . The reception notification section 270 includes: an upper limit value register 272 , a reception notification stop control section 274 , and a counter 276 .

[0177] The processor 4 executes the task of the access monitoring section 224 . This task is periodically started by the processor 4 on the multitasking OS. The period of the task is set to a time shorter than a timeout (timeout) of the timer coun...

Embodiment 3

[0195] Fig. 7 is a block diagram of a data packet reception control device according to Embodiment 3 of the present invention. The packet reception control device 300 of FIG. 7 includes a load detection section 320 , an overload countermeasure section 330 , a reception packet filter 340 as a reception control section, and a reception packet transmission section 360 . The data packet reception control device 300 is used to replace the data packet reception control device 100 in the data packet communication system of FIG. 1 .

[0196] The load detection section 320 includes a timer counter 322 and a monitoring section 324 . The overload countermeasure section 330 includes an overload control section 332 , a counter 334 and a discard count section 336 . The reception packet filter 340 includes a filter rule setting section 342 , a statistics obtaining section 344 , a header classification section 346 , a drop filter table memory 352 , a pass filter table memory 354 , and a drop...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The packet reception control device includes: a load detection section for detecting a load on a processor and outputting the detection result; and a reception control section for determining whether or not the processor should receive a reception packet based on the detection result output from the load detection section and outputting the determination result. The processor receives the reception packet according to the determination result output from the reception control section.

Description

[0001] Cross References to Related Applications [0002] This application claims the benefits of Patent Application No. 2004-279981 filed in Japan on September 27, 2004 and Patent Application No. 2005-264201 filed in Japan on September 12, 2005 under 35 U.S.C § 119 priority, the entire contents of which are hereby incorporated by reference. Background technique [0003] The present invention relates to techniques for controlling the receipt of data packets from a network. [0004] The trend of adding a function of establishing a connection with a network such as the Internet to conventionally existing devices is increasing year by year. With this trend, some problems arise in adding web interface functions to conventional devices. [0005] A typical example of a network is Ethernet compliant with Institute of Electrical and Electronics Engineers (IEEE) 802.3. Ethernet is a packet transmit / receive network, in which it is impossible to predict or guarantee the upcoming receiv...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
Patent Type & Authority Applications(China)
IPC IPC(8): H04L12/00
Inventor 生驹达郎玉井昌朗
Owner PANASONIC CORP
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap