Eureka AIR delivers breakthrough ideas for toughest innovation challenges, trusted by R&D personnel around the world.

Equiphase multi-phase clock signal generator circuit and serial digital data receiving circuit using the same

A technology of signal generating circuit and clock signal, which is applied in the direction of electrical components, automatic power control, pulse processing, etc., can solve the problems of circuit scale enlargement, increase of semiconductor substrate circuit area and power consumption, etc., and achieve reduction of circuit area , Reduce operating noise and reduce power consumption

Inactive Publication Date: 2006-05-17
THINE ELECTRONICS
View PDF1 Cites 3 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0019] However, when the input clock is divided by N, in order to output the same phase difference as in the case of no frequency division, an M×N phase clock must be generated, so it is necessary to prepare N times the complementary voltage control delay element of the DLL circuit. column, the circuit scale naturally increases, and in order to realize the desired circuit, it is necessary to increase the circuit area on the semiconductor substrate and consume power

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Equiphase multi-phase clock signal generator circuit and serial digital data receiving circuit using the same
  • Equiphase multi-phase clock signal generator circuit and serial digital data receiving circuit using the same
  • Equiphase multi-phase clock signal generator circuit and serial digital data receiving circuit using the same

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0082] refer to Figure 6 , to illustrate the serial digital data receiving circuit using the equal-phase multi-phase clock signal generating circuit of the present invention in this embodiment.

[0083] 600 is a serial digital data receiving circuit, which has two buffers 601 , a parallelization circuit (De-Serializer) 604 , a multiplexer (Multiplexer) circuit 605 and an equal-phase multi-phase clock signal generation circuit 100 . A reference clock 701 and serial digital data 702 are input to the serial digital data receiving circuit 600 from outside the circuit.

[0084] Furthermore, the equiphase multiphase clock signal generation circuit 100 can use the circuits described in the above-mentioned embodiments. and, in Figure 6 In , the multiple phase comparison circuit is marked as "PD", the loop filter is marked as "LPF", and the complementary voltage control delay element column is marked as "VCD".

[0085] In the serial digital data receiving circuit 600 , serial digi...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention provides an equal-phase multi-phase clock signal generating circuit. The purpose is to minimize the increase in the number of components, to suppress the increase in the area of ​​the semiconductor substrate-like circuit and the increase in power consumption, and to make the duty ratio of the output equal-phase multi-phase clock signal constant independently of the duty ratio of the input clock signal . In the equal-phase multi-phase clock signal generation circuit of the present invention, the input clock signal is converted into a complementary clock signal which has been divided by 2, and then input to a complementary voltage-controlled delay element column. Since the frequency of the input clock signal is divided by 2, the frequency-divided complementary clock signal becomes a clock signal having a constant duty ratio independent of the duty ratio of the input clock. By inputting the frequency-divided complementary clock signal to the voltage-controlled delay element column, and phase-comparing the complementary output signal from the voltage-controlled delay element column with the frequency-divided complementary clock signal, it is possible to output a signal synchronized with the above-mentioned input clock. Equiphase multiphase clock signal.

Description

technical field [0001] The present invention relates to a serial digital data receiving circuit, and more particularly to an equal-phase multi-phase clock signal generating circuit using a DLL (delay locked loop) circuit used in the serial digital data receiving circuit. Background technique [0002] In the receiving circuit of high-speed serial digital data in recent years, when demodulating digital data, it is generally adopted: use an equal-phase multi-phase signal synchronous with the period of the transmission clock signal N times the number of serialized symbol bits. The way the symbol sample signal of the clock signal samples serial digital data. [0003] In a receiving circuit using such a method of sampling serial digital data using an equiphase multiphase clock signal synchronized with the cycle of the transmission clock signal, in order to generate an equiphase multiphase clock, a combination of phase and frequency comparators is generally used. A phase-locked lo...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H03K5/00H03K5/135H03K5/15H03L7/081H03L7/089
CPCH03K5/1504H03L7/089H03L7/0816H03K5/15
Inventor 冈村淳一
Owner THINE ELECTRONICS
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Eureka Blog
Learn More
PatSnap group products