Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Level shifter

a level shifter and level shifter technology, applied in logic circuits, pulse automatic control, pulse techniques, etc., can solve the problems of limited voltage conversion range and other problems, and achieve the effect of larger voltage conversion rang

Active Publication Date: 2015-02-12
RICHTEK TECH
View PDF13 Cites 6 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Benefits of technology

The solution enhances operating speed and expands the voltage converting range while maintaining signal duty cycle integrity across different voltage levels and temperature variations.

Problems solved by technology

As a result, the voltage converting range is also limited for the level shifter 100.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Level shifter
  • Level shifter
  • Level shifter

Examples

Experimental program
Comparison scheme
Effect test

first embodiment

[0028]FIG. 3 is a circuit diagram of a level shifter 300 of the present invention. The level shifter 300 includes an input stage circuit 320, a latch circuit 340, and a transient speed-up circuit 360.

[0029]The input stage circuit 320 receives a first input signal and a second input signal. The voltage levels of the first input signal and the second input signal are in an input level section. The first input signal and the second input signal are out-of-phase. The input level section is determined by a voltage on an input reference voltage terminal 310.

[0030]The latch circuit 340 is coupled to the input stage circuit 320 through a first output terminal 302 and a second output terminal 303. The latch circuit 340 and the input stage circuit 320 determine the steady-state levels of the first output terminal 302 and the second output terminal 303 according to the first input signal and the second input signal. The latch circuit 340 forms a positive feedback changing the states of the fir...

second embodiment

[0042]FIG. 5 is a circuit diagram of a level shifter 500 of the present invention. The level shifter 500 includes an input stage circuit 520, a latch circuit 540, and a transient speed-up circuit 560. The circuit topologies and operation of the input stage circuit 520, the latch circuit 540, and the transient speed-up circuit 560 can be referred to the corresponding description of the input stage circuit 320, the latch circuit 340, and the transient speed-up circuit 360 of the level shifter 300 shown in FIG. 3. What is different from the transient speed-up circuit 360 is that, in transient speed-up circuit 560, the second input terminals of the first OR gate 563 and the second OR gate 564 are coupled to the first output terminal 502 and the second output terminal 503 through a first delay circuit 565 and a second delay circuit 566 respectively, wherein a logic delay time exists between a logic input signal and a logic output signal of each of the first delay circuit 565 and the seco...

third embodiment

[0047]FIG. 7 is a circuit diagram of a level shifter 700 of the present invention. The level shifter 700 includes an input stage circuit 720, a latch circuit 740, and a transient speed-up circuit 760. The circuit topologies and operation of the input stage circuit 720 and the latch circuit 740 can be referred to the corresponding description of the input stage circuit 320 and the latch circuit 340 of the level shifter 300 shown in FIG. 3. The transient speed-up circuit 760 includes a fifth transistor 761, a sixth transistor 762, a first NOR gate 763, and a second NOR gate 764. The first NOR gate 763 has a first input terminal, a second input terminal, and an output terminal. The first input terminal and the second input terminal of the first NOR gate 763 are coupled to the second output terminal 703 and the first output terminal 702 respectively, and the voltage level of an output signal of the first NOR gate 763 is in the output level section. A control terminal of the fifth transi...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

A level shifter includes an input stage circuit, a latch circuit and a transient speed-up circuit. The input stage circuit receives an input signal. The latch circuit is coupled to the input stage circuit through a first output terminal and a second output terminal, and determining steady-state levels of the first and the second output terminals according to the input signal. The transient speed-up circuit is coupled to the first and the second output terminals. When the transient speed-up circuit determines the first and the second output terminals are at the same logic level, the transient speed-up circuit accelerates the positive edge transition of the first or the second terminals.

Description

CROSS-REFERENCES TO RELATED APPLICATIONS[0001]This non-provisional application claims priority under 35 U.S.C. §119(a) on Patent Application No. 102128343 filed in Taiwan, R.O.C. on 7, Aug. 2013, the entire contents of which are hereby incorporated herein by reference.BACKGROUND[0002]1. Technical Field[0003]This present invention relates to a level shifter and, more specifically, to a level shifter with higher operating speed and larger voltage converting range.[0004]2. Description of Related Art[0005]With the advancements made in semi-conductor process technology, different process generations can be selected and adopted to different electronic circuits, according to various requirements, in order to reach optimization in operating speed, circuit size, power consumption and hardware costs. For example, signal processors, for which high operating speeds and low power consumption are required, can be realized by deep sub-micron process. Thus, central processing unit (CPU) is realized...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(United States)
IPC IPC(8): H03K19/017H03K19/0185H03K3/356
CPCH03K19/017H03K19/018507H03K3/356H03K3/356104
Inventor CHEN, AN-TUNGKUO, CHIEN-LIANGWANG, JO YULEE, KUO-CHUNG
Owner RICHTEK TECH
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com