Check patentability & draft patents in minutes with Patsnap Eureka AI!

Method for measuring silicon slice extension linear defect

A linear defect and measurement method technology, applied in semiconductor/solid-state device testing/measurement, etc., can solve problems such as differences in operators, long time spent, damage to silicon wafers, etc.

Inactive Publication Date: 2009-01-14
SHANGHAI HUAHONG GRACE SEMICON MFG CORP
View PDF3 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0003] Visual inspection method, that is, inspection of epitaxial surface line defects under strong light, this method cannot perceive subtle or internal defects, and varies with operators;
[0004] Using a particle testing machine for inspection, this method is also unable to perceive internal defects, and the new particle testing instrument that can sense internal defects is more expensive;
[0005] Use chromic acid to etch the epitaxial wafer, use the same etching rate at the defect and non-defect areas, and observe the defects through the epitaxial residue. This method will cause damage to the silicon wafer and takes a long time.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Method for measuring silicon slice extension linear defect
  • Method for measuring silicon slice extension linear defect
  • Method for measuring silicon slice extension linear defect

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0014] The present invention will be described in further detail below in conjunction with the accompanying drawings.

[0015] The present invention is based on the principle that when the epitaxy temperature distribution of the silicon wafer is unbalanced, linear defects will be generated at the horizontal or vertical positions between the silicon wafer and the notch, and will grow when the linear defect (Slip) is generated at the defect. The accumulated stress is released, and when there is a sudden change in the absolute value of the stress, there must be a linear defect (Slip); therefore, it can be considered that the stress measurement instrument can be used for a given process (given growth temperature, pressure, gas flow, etc.) The growing epitaxy is subjected to stress measurement, and based on this, it is judged whether there is a defect, and the defect is sensed and managed.

[0016] The method provided by the present invention is carried out according to the followi...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The present invention discloses a method of determining epitaxial linear defects of silicon wafers, which includes procedures below: Before growth and forming of a thin epitaxial film of a silicon wafer, a plurality of points are selected to measure curvature radius of a substrate for the thin film. After epitaxial growth, thickness of the thin epitaxial film is formed. After the thin epitaxial film is formed, the curvature radius of the substrate is measured. Based on the curvature radius of the substrate and thickness of the thin epitaxial film and the curvature radius of the substrate after the film is formed, epitaxial stress of the silicon wafer is calculated. Epitaxial stress variation of the silicon wafer determines whether a linear defect exists. With a common stress measuring instrument in a semiconductor plant, the present invention measures stress of the silicon wafer after epitaxial growth to determine whether a linear defect exists, thus bringing convenience and accuracy.

Description

technical field [0001] The invention relates to a measurement method in the semiconductor manufacturing process, in particular to a method for measuring defects in silicon wafer epitaxy. Background technique [0002] In the semiconductor manufacturing process, when the growth epitaxy temperature distribution of the silicon wafer is not uniform, defects will be generated at the level or vertical of the silicon wafer and the notch. At the same time as the linear defect (Slip) is generated, the stress accumulated during the growth will be released at the defect. In the existing technology, the methods for measuring the defects at the growth epitaxy of the silicon wafer mainly include: [0003] Visual inspection method, that is, inspection of epitaxial surface line defects under strong light, this method cannot perceive subtle or internal defects, and varies with operators; [0004] Using a particle testing machine for inspection, this method is also unable to perceive interna...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): H01L21/66
Inventor 王剑敏
Owner SHANGHAI HUAHONG GRACE SEMICON MFG CORP
Features
  • R&D
  • Intellectual Property
  • Life Sciences
  • Materials
  • Tech Scout
Why Patsnap Eureka
  • Unparalleled Data Quality
  • Higher Quality Content
  • 60% Fewer Hallucinations
Social media
Patsnap Eureka Blog
Learn More