Unlock instant, AI-driven research and patent intelligence for your innovation.

Multiple step grating structure and its producing method

A gate structure and a stepped structure technology are applied in the field of a multi-stage gate structure and its preparation, which can solve the problems of reducing the length of the carrier channel of the transistor 10 and the like, and achieve the effect of solving the short channel effect.

Inactive Publication Date: 2009-03-11
PROMOS TECH INC
View PDF9 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0003] Although figure 1 The transistor 10 shown has been widely used in integrated circuits. However, with the continuous improvement of the integration level of semiconductor technology and the continuous shrinking of device dimensions, the size of the traditional transistor 10 and the length of the carrier channel are also relatively reduced, resulting in the above-mentioned The two doped regions 18 interact with a carrier channel 24 disposed below the gate 20 to affect the switching control capability of the gate 20 to the carrier channel 24, which results in the so-called short channel effect (short channel effect). channel effect)

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Multiple step grating structure and its producing method
  • Multiple step grating structure and its producing method
  • Multiple step grating structure and its producing method

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0030] Figure 2 to Figure 8 It is a preparation method of the multi-level gate structure 30 of the present invention. Firstly, a mask layer 34 is formed on a semiconductor substrate 32 (such as a silicon substrate), and then a predetermined portion of the mask layer 34 is removed by photolithography, while the remaining mask layer 34 ′ covers a predetermined area of ​​the semiconductor substrate 32 . Preferably, the mask layer 34 ′ can be made of a material having an appropriate etch selectivity ratio to the silicon substrate, such as a dielectric material such as silicon oxide. Afterwards, using the mask layer 34 ′ as an etching mask, the semiconductor substrate 32 is etched to a predetermined depth to form the first concave portion 36A. Preferably, after the first concave portion 36A is completed, a doping process can be performed to inject dopants into the semiconductor substrate 32 below the first concave portion 36A to form a doped region 38A, such as image 3 shown. ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

Multilayer staircase type grid structure includes semiconductor base plate in multilayer staircase structure (MSS), grid oxide layer setup on MSS, and conductive layer setup on the grid oxide layer. It will be better that grid oxide layers on each surface of staircase in MSS possess different thickness. In addition, multilayer staircase type grid structure includes multiple doping sections with different doping densities setup in semiconductor base plate in low part of MSS. Different doping material and doping dose are adopted for preparing each doping area in doping area. The thickness of the grid oxide layer and starting up voltage of multilayer staircase type grid structure are controllable. Whole length of carrier channel in multilayer staircase type grid structure is equal to summation of width and height of MSS so as to solve short-channel effect effectively.

Description

technical field [0001] The invention relates to a multi-step gate structure and a preparation method thereof, in particular to a multi-step gate structure for increasing the carrier channel length of a transistor through a multi-layer ladder structure of a semiconductor substrate and a preparation method thereof. Background technique [0002] figure 1 It is a well-known metal oxide semiconductor field effect transistor 10 (Metal-Oxide-Semiconductor Field Effect Transistor, MOSFET). The transistor 10 is mainly composed of a gate 20 (consisting of a semiconductor substrate 12, a gate oxide layer 14 and a metal conductive layer 16) and two doped regions 18 arranged in the semiconductor substrate 12 on both sides of the gate 20 (as transistors). drain and source). In addition, the transistor 10 further includes a silicon nitride spacer 22 disposed on the sidewall of the gate 20 for electrically isolating the gate 20 . [0003] Although figure 1 The transistor 10 shown has be...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): H01L29/423H01L29/78H01L21/28H01L21/336
Inventor 王廷熏
Owner PROMOS TECH INC