Design method of low-power consumption high performance high speed scratch memory

Abstract

The invention discloses a design method of a high speed register with low power consumption and high capacity. On the one hand, the invention prevents the invalid visiting to the high speed register by beforehand obtaining the information whether the high speed register is hitting and reduce the dynamic power consumption; on the other hand, the invention divides the storing district in to a number of physical blocks and only visit 1 / n of the total size under the hitting status of the high speed working-storage section, the dynamic power consumption is 1 / n of the original situation. The invention saves the switching time of the dummy address to the physical address, reduces the extra hardware spending brought by the address switching and reduces the whole power consumption of the system byadopting the dummy address to search the high speed register. The invention can greatly reduce the power consumption of the high speed register and greatly elevate the whole capacity of the highly embedding type processor being utilized, which has the advantages of low hardware cost and simple design realization.

Description

technical field [0001] The invention relates to the field of integrated circuit design, in particular to a design method of a high-speed register with low power consumption and high performance. Background technique [0002] Embedded systems have penetrated into every aspect of daily life. Embedded systems are found in cell phones, portable multimedia players, digital cameras, and set-top boxes. The continuous expansion of the embedded field and the continuous complexity of the application have put forward higher requirements for the performance and power consumption of the embedded processor. [0003] Since the instructions and data required by the embedded processor are stored in the memory, it takes a lot of time for the processor to access the memory each time, which causes a serious pause in the pipeline and has a huge impact on the performance of the processor. The mismatch between processor speed and memory speed has become a huge obstacle limiting the performance o...

AI Technical Summary

Problems solved by technology

[0007] On the other hand, since the cache is transparent to the software, the software cannot control the data replacement of the cache

In some applications, due to the random replacement of data, the cache area is frequently missing, which not only increases the power consumption of the cache, but also consumes a large number of pipeline clocks, and the performance of the processor is greatly affected.

Images