VLSI (Very Large Scale Integration) structure design method for parallel flowing motion compensating filter

A technology of motion compensation and structural design, applied in the field of video decoding, can solve the problems of large amount of calculation, high time occupied by motion compensation, time-consuming data reading, etc., to reduce access, reduce data bandwidth, and improve efficiency and speed. Effect

Inactive Publication Date: 2010-11-17
XI AN JIAOTONG UNIV
View PDF4 Cites 9 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

During the entire decoding process of H.264, motion compensation takes a lot of time, and t

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • VLSI (Very Large Scale Integration) structure design method for parallel flowing motion compensating filter
  • VLSI (Very Large Scale Integration) structure design method for parallel flowing motion compensating filter
  • VLSI (Very Large Scale Integration) structure design method for parallel flowing motion compensating filter

Examples

Experimental program
Comparison scheme
Effect test

Example Embodiment

[0020] figure 1 Shown is the overall architecture design diagram of the motion compensation module. As you can see in the figure, this module can be roughly divided into three parts. We will introduce them separately below.

[0021] The first part is the module input and output interface. Among them, the input interface is an off-chip memory, from which information such as reference frame pixel data, motion vector and block partition type are read. The output interface is to write the reconstructed current frame data to the external memory, which contains the values ​​of the two components of luminance and chrominance.

[0022] The second part is a hierarchical on-chip memory, used to store the required data read from external memory. In order to reduce the read bandwidth, increase the data multiplexing rate, and at the same time, in order to achieve adaptive size variable block processing, this paper uses a three-layer on-chip buffer structure, including a reference pixel data ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention discloses a VLSI (Very Large Scale Integration) structure design method for a parallel flowing motion compensating filter. By carrying out parallel calculation on a brightness pixel point and a chroma pixel point of a motion compensation module and adopting an inner pipelining processing way of a self-adaption block, the processing time on the whole decoding is reduced, and the system throughput is improved. By adopting layering framework design on an on-chip memory and further optimizing an access way, the access on an off-chip memory is reduced. By adopting a data multiplexingtechnology of a reference pixel and adopting a macro-subblock updating treatment technology, time on reading data is obviously saved, and data reading bandwidth is reduced, thereby improving the decoding efficiency of a decoder and decoding performance.

Description

technical field [0001] The invention belongs to the field of video decoding, in particular to a VLSI structure design method of a parallel pipeline motion compensation filter. Background technique [0002] The H.264 video codec standard is currently the mainstream codec standard in the world. As a new generation of video coding standard, H.264 video coding standard has basically the same coding framework as previous video coding standards, but the coding efficiency has been greatly improved. The price is that the calculation process is more complicated and the calculation amount is larger, which increases the difficulty of hardware implementation of the video decoder. Therefore, when designing a video decoding chip, efforts should be made to improve decoding efficiency and reduce area and power consumption. However, in the field of video decoding, the power consumption and on-chip area of ​​the device are always subject to various constraints. It is necessary to implement...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
IPC IPC(8): H04N7/26H04N9/78H04N19/513
Inventor 兰旭光惠苗郜金金李兴玉郑南宁
Owner XI AN JIAOTONG UNIV
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap