Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Circuit capable of realizing PFC (Power Factor Correction) flow-equalization parallel connection and control method thereof

A circuit and parallel technology, applied in sustainable manufacturing/processing, conversion equipment with intermediate conversion to AC, climate sustainability, etc., can solve the problems of low current flow, slow response, long adjustment time, etc. The control circuit is simple, the response speed is fast, and the effect is easy to achieve

Inactive Publication Date: 2011-05-18
LIAN ZHENG ELECTRONICS (SHENZHEN) CO LTD
View PDF1 Cites 31 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

After the controller generates the main modulation wave voltage Vm and the voltage compensation signal obtained by adjusting the inductance current difference of the main and auxiliary PFC boards, it adjusts the PWM of the auxiliary power board so that the current of the auxiliary PFC board is close to the current of the main power board , when there is a large difference between the current of the main power board and the auxiliary power board, it takes a long time to adjust, which will especially affect the dynamic performance
[0008] There are certain shortcomings in the above existing technologies, which are as follows: 1. Low flow uniformity; 2. High cost; 3. The main board is not adjusted, and the response is slow; 4. The number of combined boards is limited to two; 5. , It is impossible to realize the parallel connection of PFC boards of different power levels

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Circuit capable of realizing PFC (Power Factor Correction) flow-equalization parallel connection and control method thereof
  • Circuit capable of realizing PFC (Power Factor Correction) flow-equalization parallel connection and control method thereof
  • Circuit capable of realizing PFC (Power Factor Correction) flow-equalization parallel connection and control method thereof

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0036] The hardware circuit and control method of the present invention will be analyzed below in combination with the PFC circuit of the double-boost architecture. Since the structure is symmetrical in the positive and negative half cycles of the mains, only the circuit on the positive side is used as an example for illustration. Such as Figure 4 As shown, thyristor SCR1, inductor L1, switch Q1, freewheeling diode D1 and capacitor C form the positive side of a double-boost PFC circuit; thyristor SCR2, inductor L2, switch Q2, freewheeling diode D2 and capacitor C The positive side of the PFC circuit that forms another double-boost architecture, their inputs are connected in parallel, and their outputs are also connected in parallel. The sampling circuit samples the input mains voltage, the voltage of the output capacitor C and the currents of the inductors L1 and L2 respectively. The control part chooses DSP (Digital Signal Processor) to realize, so the hardware circuit is ...

Embodiment 2

[0041] Such as Figure 5 As shown, a plurality of PFC circuits are connected in parallel, and the hardware circuit of the power part is the same as in Embodiment 1, the input is connected in parallel, and the output is also connected in parallel. The hardware circuit part is omitted in the figure. The voltage loop of the main controller is 501, which is the same as the first embodiment of the present invention; the current loop is 502, and its current feedback is mainly the PFC inductor current, not the average current; the number of current error control loops corresponds to the parallel PFC circuit, as shown in Fig. Shown 503 is the current error control loop corresponding to the PFC-A circuit, and its current is given as ΣIs / X, where X is the number of parallel PFC boards. Gi1, Gi2, and Gi3 are respectively the controllers of the current error loops of the PFC-A circuit, the PFC-B circuit and the PFC-C circuit, corresponding to 504 in the figure. Each error control loop i...

Embodiment 3

[0043] Such as Image 6 As shown, it is Embodiment 3 of the present invention, the PFC circuits connected in parallel are of different power levels. The rectifier bridge Bridge, inductor L1, switch tube Q1, diode D1 and capacitor C form PFC circuit 1; the rectifier bridge Bridge, inductor L2, switch tube Q2, diode D2 and capacitor C form PFC circuit 2. The hardware parameters of the two PFC circuits are different, and the power is also different. The rated power of the first circuit is P1, and the rated current is I1; the rated power of the second circuit is P2, and the rated current is I2. Let circuit one be the main board, and circuit two be the sub-board. After the current sampling, the primary and secondary PFC current inductor current sampling signals iL1 and iL2 are obtained. After the circuit 2 samples the inductor L2 current, it processes the current sampling signal through a proportional link. The proportional link gain K=P1 / P2. Then, the average current feedback s...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention relates to a circuit capable of realizing PFC (Power Factor Correction) flow-equalization parallel connection and a control method thereof. The circuit comprises at least two parallel PFC circuits, a sampling circuit and a hardware circuit, wherein the sampling circuit comprises the steps of sampling input mains voltage, sampling output mains voltage and sampling the inductive current of each PFC; the hardware circuit of a main controller realizes power factor correction; and the hardware circuit realizes flow-equalization control. The invention also relates to a flow-equalization control unit comprising a plurality of current error control loops, and each parallel PFC circuit corresponds to one current error control loop. Each current error control loop comprises an operation link, a control link and a duty ratio regulation link, wherein the operation link realizes current operation and difference operation; in the control link, a current error signal is regulated; in the duty ratio regulation link, a main modulation signal is regulated to generate multiple paths of PWM (Pulse-Width Modulation) signals.

Description

technical field [0001] The invention relates to a circuit capable of realizing PFC (Power Factor Correction, power factor correction) current sharing parallel connection and its control method, the circuit and control method can realize current sharing parallel connection of multiple PFC boards, especially different power levels can be realized Parallel connection of PFC power boards. Background technique [0002] In uninterruptible power supply (UPS) and other power electronic equipment, there are power boards for energy conversion. In order to solve the problem of power capacity limitation, the scheme of parallel connection of multiple power boards is often used. The scheme of parallel connection of multiple power boards is also costly. Advantage. [0003] Parallel connection of power boards has many advantages, but due to the differences in the components themselves, such as the voltage drop of the thyristor (SCR), the difference in inductance, the switching speed of the...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H02M3/28
CPCY02P80/10
Inventor 程洋宋振刚吴仕福杨俊杰
Owner LIAN ZHENG ELECTRONICS (SHENZHEN) CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com