Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Advanced synthesizing method for integrated circuit

A technology of integrated circuits and comprehensive methods, applied in the direction of electrical digital data processing, special data processing applications, instruments, etc., can solve the problems of difficult expansion of execution efficiency and flexibility, and achieve the effect of high execution efficiency and high enforceability

Inactive Publication Date: 2012-12-05
PEKING UNIV SHENZHEN GRADUATE SCHOOL
View PDF0 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

Since the state switching of the digital circuit state machine has a certain time interval, the conventional high-level synthesis method is equivalent to scheduling the system described by the input file through the time stamp, and it is difficult to expand the execution efficiency and flexibility.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Advanced synthesizing method for integrated circuit
  • Advanced synthesizing method for integrated circuit
  • Advanced synthesizing method for integrated circuit

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0061] The present invention will be further described in detail below through specific embodiments in conjunction with the accompanying drawings.

[0062] Please refer to figure 2 , the high-level synthesis method of the integrated circuit of the present embodiment, comprising steps:

[0063] S1, input a high-level language input file describing a digital circuit.

[0064] The high-level language input file in this embodiment is an input file describing the situation of the digital circuit, which can be C language or other high-level languages, such as Java, C++, Matlab, etc.

[0065] S2, performing comprehensive constraint setting.

[0066] The comprehensive constraint in this embodiment is realized by man-machine interface such as file input or keyboard input.

[0067] In this embodiment, the calculation speed, power consumption, actual circuit area used, relative ratio of various circuit resources, hardware structure of the target reconfigurable operator array, input f...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses an advanced synthesizing method for an integrated circuit. First intermediate language is generated through synthesis, and a corresponding reconfigurable operator executable file or a corresponding hardware description file is generated by the first intermediate language, so that an output has a multi-target characteristic, namely a system which is described by a high-level language input file can be downloaded to a reconfigurable operator array for implementation by generating a reconfigurable operator array executable file, and also can be downloaded to a field programmable gate array (FPGA) or an application specific integrated circuit (ASIC) for implementation by generating the hardware description file.

Description

technical field [0001] The invention relates to the technical field of integrated circuit design, in particular to a high-level synthesis method for integrated circuits. Background technique [0002] With the rapid development of communications, computers, consumer electronics and other fields, higher requirements are put forward for the hardware systems carrying these applications in terms of performance, power consumption, cost, time to market, flexibility, and scalability. Traditional design Methods such as ASIC (Application Specific Integrated Circuits, Application Specific Integrated Circuits), DSP (Digital Signal Processing, Digital Signal Processor) / CPU and FPGA (Field Programmable Gate Array, Field Programmable Gate Array) all face some problems. [0003] As the complexity and scale of ASIC design continue to increase, the cost of ASIC design increases and the design cycle becomes longer. At the same time, due to the lack of flexibility and scalability, the rapid lau...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): G06F17/50
Inventor 蓝晶王新安雍珊珊吴承昊龙晓波
Owner PEKING UNIV SHENZHEN GRADUATE SCHOOL
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com