Unlock instant, AI-driven research and patent intelligence for your innovation.

Method of fabricating gate electrode of semiconductor element using a treated hard mask

A semiconductor and hard mask technology, which is applied in semiconductor devices, semiconductor/solid-state device manufacturing, electrical components, etc., can solve the problem of exacerbating the shadowing effect and achieve the effect of avoiding the shadowing effect

Active Publication Date: 2013-03-20
TAIWAN SEMICON MFG CO LTD
View PDF3 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

However, the thick hard mask layer will exacerbate the shadowing effects when implanting the pocket area / LDD area

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Method of fabricating gate electrode of semiconductor element using a treated hard mask
  • Method of fabricating gate electrode of semiconductor element using a treated hard mask
  • Method of fabricating gate electrode of semiconductor element using a treated hard mask

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0021] It is to be understood that the following disclosure provides many different embodiments, or illustrations, for implementing different features of the invention. Specific illustrations of components and arrangements are described below to simplify the present disclosure. Certainly, these illustrations are for illustration only, and are not intended to limit the present invention. For example, in the description, the first feature is formed on or above the second feature, may include an embodiment in which the first feature is formed on the second feature in direct contact, and may also include the first feature and the second feature Embodiments in which other additional features are formed in between such that a first feature is formed on a second feature in non-direct contact. Additionally, this disclosure may reuse figure numbers and / or letter symbols in different illustrations. The purpose of this re-use is for brevity and clarity, and does not in itself dictate a...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

PropertyMeasurementUnit
thicknessaaaaaaaaaa
thicknessaaaaaaaaaa
thicknessaaaaaaaaaa
Login to View More

Abstract

The invention discloses a method for manufacturing a gate electrode of a semiconductor element by using a processed hard mask. Firstly, a polysilicon gate electrode layer is provided on the substrate. In one embodiment, a treatment is performed on the polysilicon gate electrode layer to introduce a species into the polysilicon gate electrode layer and form an electrical neutralization in the polysilicon gate electrode layer. Area. Then, a hard mask layer with a limited thickness is formed on the processed polysilicon gate electrode layer. After patterning the hard mask layer and the processed polysilicon gate electrode layer to form the gate structure, an oblique angle ion implantation step is performed on the substrate.

Description

technical field [0001] The invention relates to a method for manufacturing a semiconductor element, in particular to a method for manufacturing a gate electrode of a semiconductor element using a processed hard mask. Background technique [0002] As technology nodes shrink, in some integrated circuit (IC) designs, it is necessary to use metal gates instead of traditional polysilicon gate electrodes to improve device performance while reducing feature sizes. Providing a metal gate structure (eg including a metal gate electrode instead of polysilicon) provides a solution. One of the processes for forming a metal gate stack structure is called the "gate last" process, which is to make the final gate stack structure at the "last" of the process to reduce subsequent The number of process steps, while the subsequent process steps include the high temperature processing that must be performed after the gate is formed. Additionally, as transistor dimensions shrink, the gate oxide ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): H01L21/28
CPCH01L21/26513H01L21/26586H01L21/28035H01L21/823807H01L21/823814H01L21/823828H01L21/823842H01L29/165H01L29/4916H01L29/66545H01L29/6659H01L29/66636H01L29/7834H01L29/7848
Inventor 叶明熙徐帆毅林舜武欧阳晖杨棋铭
Owner TAIWAN SEMICON MFG CO LTD