Unlock instant, AI-driven research and patent intelligence for your innovation.

Semiconductor device and method of enlarging active area of semiconductor device

A technology of semiconductors and oxide semiconductors, applied in semiconductor devices, semiconductor/solid-state device manufacturing, electric solid-state devices, etc., can solve problems such as limiting active regions

Active Publication Date: 2012-10-24
FAIRCHILD SEMICON SUZHOU +1
View PDF4 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

Furthermore, the required gate pad size limits the active area in semiconductor devices because in many examples there is no active area under the gate pad.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Semiconductor device and method of enlarging active area of semiconductor device
  • Semiconductor device and method of enlarging active area of semiconductor device
  • Semiconductor device and method of enlarging active area of semiconductor device

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0018] Among other things, the present inventors have realized that a semiconductor device layout has a first metal structure and a second metal structure that at least partially overlap vertically so as not to increase the In the case of a large semiconductor device size, the active area of ​​the semiconductor device is increased. In one example, a semiconductor device layout may include a first metal connected to a source region and a second metal connected to a gate structure. In some examples, the first metal and the second metal may form part of the first metal structure and the second metal structure. In one example, the source region may include a source contact region such as a source pad or a source electrode. In other examples, the source region may include a source region of a substrate of a semiconductor device. In one example, the gate structure may include a gate pad, a gate track, or one or more other gate contact regions or gate bus structures. In one exampl...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

This document discusses, among other things, a semiconductor device and method of enlarging active area of semiconductor device. The semiconductor device includes a first metal layer coupled to a source region and a second metal layer coupled to a gate structure, wherein at least a portion of the first and second metal layers overlap vertically.

Description

technical field [0001] Examples relate, among other things, to metal oxide semiconductor field effect transistors (MODFETs) and methods of manufacturing the same. More specifically, examples include multilayer power MOSFETs. Background technique [0002] The layout of many discrete metal-oxide-semiconductor field-effect transistor (MOSFET) devices includes gate pads in the die that are sufficiently sized to accommodate bond wires or other connections. Because of this size requirement, the gate pad may occupy a majority (eg, 50%, etc.) of the smaller die. Furthermore, the required size of the gate pad can limit the active area in the semiconductor device because in many examples there is no active area under the gate pad. [0003] figure 1 An example of a portion of a semiconductor device 100 including a source contact region 102 , a gate dielectric 103 , a gate bus line 104 , a gate structure 105 , a second dielectric 106 and a substrate 113 is generally shown. In some e...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): H01L29/78H01L29/417H01L29/423H01L21/336
CPCH01L2224/04034H01L2224/05624H01L24/05H01L29/7811H01L29/7813H01L2224/04042H01L2924/13091H01L2224/05666H01L2224/05647H01L29/7455H01L2924/01327H01L29/42372H01L29/41775H01L29/7397H01L2224/05655H01L2924/13055H01L2924/1306H01L2924/1301H01L2924/1305H01L2924/01079H01L2924/00014H01L2924/01028H01L2924/01047H01L2924/01023H01L2924/01014H01L2924/01029H01L2924/00
Inventor 罗希特·迪克西特M·L·莱因海默迈克尔·D.·格林哈根约瑟夫·A.·叶季纳科T·彼得森里图·苏迪希丹·金策克里斯托弗·L.·雷克塞尔弗雷德·塞西诺
Owner FAIRCHILD SEMICON SUZHOU
Features
  • R&D
  • Intellectual Property
  • Life Sciences
  • Materials
  • Tech Scout
Why Patsnap Eureka
  • Unparalleled Data Quality
  • Higher Quality Content
  • 60% Fewer Hallucinations
Social media
Patsnap Eureka Blog
Learn More